Äîêóìåíòàöèÿ è îïèñàíèÿ www.docs.chipfind.ru

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

Table of Contents

1. OVERVIEW ...........................................1

Description .........................................................1

Features .............................................................1

Development Tools ............................................2

Ordering Information ..........................................2

2. BLOCK DIAGRAM ................................3

3. PIN ASSIGNMENT ...............................4

4. PACKAGE DIAGRAM

.............................. 5

5. PIN FUNCTION .....................................6

6. PORT STRUCTURES ...........................8

7. ELECTRICAL CHARACTERISTICS ...10

Absolute Maximum Ratings .............................10

Recommended Operating Conditions ..............10

A/D Converter Characteristics .........................10

DC Electrical Characteristics ...........................11

AC Characteristics ...........................................12

Typical Characteristic Curves ..........................13

8. MEMORY ORGANIZATION ................15

Registers ..........................................................15

Program Memory .............................................18

Data Memory ...................................................21

Addressing Mode .............................................24

9. I/O PORTS ..........................................28

10. BASIC INTERVAL TIMER .................31

11. TIMER/EVENT COUNTER ...............33

8-bit Timer / Counter Mode ..............................35

16-bit Timer / Counter Mode ............................39

8-bit Capture Mode ..........................................40

16-bit Capture Mode ........................................41

12. ANALOG DIGITAL CONVERTER ....43

13. BUZZER FUNCTION ........................45

14. INTERRUPTS ...................................47

Interrupt Sequence .......................................... 49

BRK Interrupt .................................................. 50

Multi Interrupt .................................................. 51

External Interrupt ............................................. 51

15. WATCHDOG TIMER ........................54

16. POWER DOWN OPERATION ..........56

STOP Mode .................................................... 56

Minimizing Current Consumption .................... 57

17. OSCILLATOR CIRCUIT ....................59

18. RESET ..............................................60

External Reset Input ........................................ 60

Watchdog Timer Reset ................................... 60

19. POWER FAIL PROCESSOR ............61

20. OTP PROGRAMMING ......................63

How to Program .............................................. 63

Pin Function .................................................... 63

Programming Specification ............................. 65

A. CONTROL REGISTER LIST ................. i

B. SOFTWARE EXAMPLE ....................... ii

7-segment LED display .....................................ii

C. INSTRUCTION ................................... vii

Terminology List ............................................... vii

Instruction Map ................................................ viii

Alphabetic order table of instruction ..................ix

Instruction Table by Function .......................... xiv

D. MASK ORDER SHEET

......................... xx

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

GMS82512/16/24

CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER

WITH A/D CONVERTER

1. OVERVIEW

1.1 Description

The GMS82512/16/24 are advanced CMOS 8-bit microcontrollers with 12K/16K/24K bytes of ROM. The device is one of
GMS800 family. This device using the GMS800 family CPU includes several peripheral functions such as Timer, A/D con-
verter, Programmable buzzer driver, etc. The RAM, ROM, and I/O are placed on the same memory map in addition to simple
instruction set.

1.2 Features

· 12K/16K/24K Bytes On-chip Program Memory

· 448 Bytes of On-chip Data RAM

(Included stack memory)

· Minimum Instruction Execution Time

0.5

µ
µ
µ
µ

s at 8MHz

· One 8-bit Basic Interval Timer

· Four 8-bit Timer/Event counter

or Two 16-bit Timer/Event counter

· One 6-bit Watchdog timer

· Four channel 8-bit A/D converter

· Four External Interrupt input ports

· Buzzer Driving port

- 500Hz ~ 250kHz@8MHz

· 35 I/O Ports

· Eleven Interrupt sources

- Basic Interval Timer: 1
- External input: 4
- Timer/Event counter: 4
- ADC: 1
- WDT: 1

· Built in Noise Immunity Circuit

- Noise filter
- Power fail processor

· Power Down Mode

- STOP mode

· 2.2V to 5.5V Wide Operating Range

· 1~10MHz Wide Operating Frequency

· 42SDIP, 44QFP package types

· Available 24K bytes OTP version

Device name

ROM Size

RAM Size

OTP

Package

GMS82512

12K bytes

448 bytes

GMS82524T

42SDIP, 44QFP

GMS82516

16K bytes

448 bytes

GMS82524T

GMS82524

24K bytes

448 bytes

GMS82524T

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

1.3 Development Tools

The GMS825xx is supported by a full-featured macro as-
sembler, an in-circuit emulator CHOICE-Jr.

and OTP

programmers. There are third different type programmers
such as emulator add-on board type, single type, gang type.
For mode detail, Refer to "20. OTP PROGRAMMING" on
page 63. Macro assembler operates under the MS-Win-
dows 95/98

Please contact sales part of HYUNDAI MicroElectronics.

1.4 Ordering Information

Device name

ROM Size

RAM size

Package

Mask version

GMS82512 K
GMS82512 Q
GMS82516 K
GMS82516 Q
GMS82524 K
GMS82524 Q

12K bytes
12K bytes
16K bytes
16K bytes
24K bytes
24K bytes

448 bytes
448 bytes
448 bytes
448 bytes
448 bytes
448 bytes

42SDIP
44QFP
42SDIP
44QFP
42SDIP
44QFP

OTP version

GMS82524T K
GMS82524T Q

24K bytes OTP
24K bytes OTP

448 bytes
448 bytes

42SDIP
44QFP

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

3. PIN ASSIGNMENT

R30
V

TEST

R67
R66
R65
R64
R55
R54
R44
R43
R42
R41
R40

RESET

AN7
AN6
AN5
AN4

BUZ

WDTO

EC0

INT3
INT2
INT1
INT0

XIN

XOUT

R27
R26

R31
R32
R33
R34
R35
R36
R37
R00
R01
R02
R03
R04
R05
R06
R07
R20
R21
R22
R23
R24
R25

42SDIP

1
2
3
4
5
6
7
8
9

10
11
12
13
14
15
16
17
18
19
20
21

42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22

512/

16/

(Top View)

R21
R22
R23
R24
R25
R26
R27
V

XOUT
XIN
RESET

R37

R00

R01

R02

R03

R04

R05

R06

R07

R20

R66

R65

R64

R55

R54

R44

R43

R42

R41

R40

R36
R35
R34
R33
R32
R31
R30
V

TEST

R67

17
16
15
14
13
12

34
35
36
37
38
39
40
41
42
43
44

GMS82512/16/24

44QFP

AN6

AN5

AN4

BUZ

WDT

EC0

INT

AN7

N .C .

: N o C on nectio n

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

5. PIN FUNCTION

: Supply voltage.

: Circuit ground.

TEST: Used for Test Mode. For normal operation, it
should be connected to V

RESET: Reset the MCU.

: Input to the inverting oscillator amplifier and input to

the internal main clock operating circuit.

OUT

: Output from the inverting oscillator amplifier.

R00~R07: R0 is an 8-bit CMOS bidirectional I/O port. R0
pins 1 or 0 written to the Port Direction Register, can be
used as outputs or inputs.

R20~R27: R2 is an 8-bit CMOS bidirectional I/O port. R2
pins 1 or 0 written to the Port Direction Register can be
used as outputs or inputs.

R30~R37: R3 is an 8-bit CMOS bidirectional I/O port. R3
pins 1 or 0 written to the Port Direction Register can be
used as outputs or inputs.

R40~R44: R4 is an 5-bit CMOS bidirectional I/O port. R4
pins 1 or 0 written to the Port Direction Register can be
used as outputs or inputs.

In addition, R4 serves the functions of the various follow-
ing special features.

R54~R55: R5 is an 2-bit CMOS bidirectional I/O port. R5
pins 1 or 0 written to the Port Direction Register can be
used as outputs or inputs.

In addition, R5 serves the functions of the various follow-
ing special features.

R64~R67: R6 is an 4-bit CMOS bidirectional I/O port. R6
pins 1 or 0 written to the Port Direction Register can be
used as outputs or inputs.

In addition, R6 is shared with the ADC input.

: Supply voltage to the ladder resistor of ADC cir-

cuit. To enhance the resolution of analog to digital convert-
er, use independent power source as well as possible, other
than digital power source.

Port pin

Alternate function

R40
R41
R42
R43
R44

INT0 (External interrupt 0)
INT1 (External interrupt 1)
INT2 (External interrupt 2)
INT3 (External interrupt 3)
EC0 (Event counter input 0)

Port pin

Alternate function

R54
R55

WDTO (Watchdog Timer output)
BUZ (Buzzer driver output)

Port pin

Alternate function

R64
R66
R66
R67

AN4 (Analog Input 4)
AN5 (Analog Input 5)
AN6 (Analog Input 6)
AN7 (Analog Input 7)

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

PIN NAME

In/Out

Function

Basic

Alternate

Supply voltage

Circuit ground

TEST

Controls test mode of the chip,
For normal operation, it should be connected at V

RESET

Reset signal input

Oscillation input

OUT

Oscillation output

R00~R07

I/O

8-bit general I/O ports

R20~R27

I/O

8-bit general I/O ports

R30~R33

I/O(I)

8-bit general I/O ports

R34~R37

I/O

8-bit general I/O ports

R40 (INT0)

I/O (I)

8-bit general I/O ports

External interrupt 0 input

R41 (INT1)

I/O (I)

External interrupt 1 input

R42 (INT2)

I/O (I)

External interrupt 2 input

R43 (INT3)

I/O (I)

External interrupt 3 input

R44 (EC0)

I/O (I)

Timer/Counter 0 external input

R54 (WDTO)

I/O (O)

8-bit general I/O ports

Watchdog timer overflow output

R55 (BUZ)

I/O (O)

Buzzer driving output

R64~R67 (AN4~AN7)

I/O (I)

8-bit general I/O ports

Analog voltage input

Supply voltage input pin for ADC

Table 5-1 Port Function Description

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

6. PORT STRUCTURES

R00~R07, R20~R27, R30~37

R40/INT0, R41/INT1, R42/INT2, R43/INT3, R44/
EC0

R54/WDTO, R55/BUZ

R64/AN7 ~ R67/AN7

, X

OUT

RESET

Data Reg.

Dir.

VSS

Reg.

M U X

Data Reg.

Direction

Reg.

PMR Selection

Alternate Function

EX) INT0

M U X

t
a

Data Reg.

Direction

Reg.

M U X

Selection

Secondary function

M U X

Data Reg.

Direction

Reg.

To A/D converter

Digital enable

Channel Sel.

A/D enable

XIN

XOUT

Stop

RESET

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

7. ELECTRICAL CHARACTERISTICS

7.1 Absolute Maximum Ratings

Supply voltage ............................................. -0.3 to +7.0 V

Storage Temperature .................................. -40 to +125

Voltage on any pin with respect to Ground (V

)

..................................................................-0.3 to V

+0.3

Maximum current out of V

pin .......................... 150 mA

Maximum current into V

pin .............................. 80 mA

Maximum current sunk by (I

per I/O Pin) .......... 20 mA

Maximum output current sourced by (I

per I/O Pin)

................................................................................... 8 mA

Maximum current (

) ...................................... 100 mA

Maximum current (

)........................................ 50 mA

Note: Stresses above those listed under "Absolute Maxi-
mum Ratings" may cause permanent damage to the de-
vice. This is a stress rating only and functional operation of
the device at any other conditions above those indicated in
the operational sections of this specification is not implied.
Exposure to absolute maximum rating conditions for ex-
tended periods may affect device reliability.

7.2 Recommended Operating Conditions

7.3 A/D Converter Characteristics

=25

C, V

=0V, V

=5.12V@f

XIN

=8MHz, V

=3.072V@f

XIN

=4MHz)

Parameter

Symbol

Condition

Specifications

Unit

Min.

Max.

Supply Voltage

XIN

=1 ~ 10 MHz

XIN

=1 ~ 8 MHz

XIN

=1 ~ 4 MHz

4.5
2.7
2.2

5.5
5.5
5.5

Operating Frequency

XIN

=4.5~5.5V

=2.7~5.5V

=2.2~5.5V

1
1
1

8
4

MHz

Operating Temperature

OPR

Normal Version
Temperature Extention Version

-20
-40

85
85

Parameter

Symbol

Specifications

Unit

Min.

Typ.

Max.

XIN

=4MHz

XIN

=8MHz

Analog Input Voltage Range

AIN

Non-linearity Error

NLE

1.0

±1.5

LSB

Differential Non-linearity Error

DNLE

1.0

±1.5

LSB

Zero Offset Error

ZOE

0.5

±1.5

LSB

Full Scale Error

FSE

0.35

±0.5

LSB

Gain Error

1.0

±1.5

LSB

Overall Accuracy

ACC

1.0

±1.5

LSB

Input Current

REF

0.5

1.0

Conversion Time

CONV

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

7.4 DC Electrical Characteristics

=-20~85

C, V

=2.7~5.5V, Ta= -20~85

C, f

XIN

=8MHz, V

=0V)

Analog Power Supply Input Range

0.9V

1.1V

1. Data in "Typ" column is at 25

C unless otherwise stated. These parameters are for design guidance only and are not tested.

Parameter

Symbol

Condition

Specifications

Unit

Min.

Typ.

1. Data in "Typ." column is at 4.5V, 25

C unless otherwise stated. These parameters are for design guidance only and are not tested.

Max.

Input High Voltage

IH1

=4.5

=2.7

, RESET,

R4, R5, R6

0.8V

+0.3

IH2

R0, R2, R3

0.7V

+0.3

Input Low Voltage

IL1

=4.5

=2.7

, RESET,

R4, R5, R6

0.2V

IL2

R0, R2, R3

0.3V

Output High Voltage

=4.5

=2.7

OH1

=-2mA

R0,R2,R3,R4,R5
R6

-1.0

Output Low Voltage

=4.5

=2.7

OL1

=5mA

R0,R2,R3,R4,R5
R6

1.0

Power Fail Detect
Voltage

PFD

=3.0V

PFD

=2.4V

@ T

=25

0.9V

PFD

1.1V

PFD

Input High
Leakage Current

IH1

All input pins

-5.0

5.0

Input Low
Leakage Current

All input pins

-5.0

5.0

Hysteresis

T+

, V

T-

RESET, EC0, SIN,
SCLK, INT0~INT3

0.3

0.8

Power Current

DD1

XIN

=8M H z

A ll input = V

S S

C rystal O scillator,
C

=30pF@ 8M H z

DD2

XIN

=4M H z

STOP

A ll input = V

S S

Parameter

Symbol

Specifications

Unit

Min.

Typ.

Max.

XIN

=4MHz

XIN

=8MHz

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

7.5 AC Characteristics

=-20~+85

C, V

=5V

10%, V

=0V)

Figure 7-1 Timing Chart

Parameter

Symbol

Pins

Specifications

Unit

Min.

Typ.

Max.

Operating Frequency

XIN

1.0

10.0

MHz

Oscillation Stabilizing
Time

, X

OUT

External Clock Pulse
Width

CPW

External Clock Transi-
tion Time

RCP,

FCP

Interrupt Pulse Width

INT0, INT1, INT2, INT3

SYS

RESET Input Width

RST

RESET

SYS

Event Counter Input
Pulse Width

ECW

EC0

SYS

Event Counter Transi-
tion Time

REC,

FEC

EC0

RCP

FCP

XIN

INT0~INT3

0.5V

-0.5V

0.2V

0.8V

0.2V

RESET

REC

FEC

0.2V

0.8V

EC0

RST

ECW

SYS

= 1/f

XIN

CPW

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

7.6 Typical Characteristic Curves

This graphs and tables provided in this section are for de-
sign guidance only and are not tested or guaranteed.

In some graphs or tables the data presented are out-
side specified operating range (e.g. outside specified
V

range). This is for information only and devices

are guaranteed to operate properly only within the
specified range.

The data presented in this section is a statistical summary
of data collected on units from different lots over a period
of time. "Typical" represents the mean of the distribution
while "max" or "min" represents (mean + 3

) and (mean

) respectively where

is standard deviation

IH2

(V)

IH2

(V)

IH1

(V)

IH1

(V)

Ta=25

XIN

=8MHz

Ta=25

XIN

=8MHz

XIN, RESET,

R0, R2, R3 pins

-12

-9

-6

-3

0.3

0.6

0.9

1.2

1.5 (V)

Ta=25

=4.5V

R0~R6 pins

(mA)

-V

OL1

(mA)

0.2

0.4

0.6

0.8

1.0

(V)

Ta=25

=4.5V

R0~R6 pins

-12

-9

-6

-3

0.3

0.6

0.9

1.2

1.5 (V)

Ta=25

=3.0V

R0~R6 pins

(mA)

-V

OL2

(mA)

0.2

0.4

0.6

0.8

1.0

(V)

Ta=25

=3.0V

R0~R6 pins

R4, R5, R6 pins

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

8. MEMORY ORGANIZATION

The GMS82512/16/24 has separate address spaces for Pro-
gram memory and Data Memory. Program memory can
only be read, not written to. It can be up to 24K bytes of

Program memory. Data memory can be read and written to
up to 448 bytes including the stack area.

8.1 Registers

This device has six registers that are the Program Counter
(PC), a Accumulator (A), two index registers (X, Y), the
Stack Pointer (SP), and the Program Status Word (PSW).
The Program Counter consists of 16-bit register.

Figure 8-1 Configuration of Registers

Accumulator: The Accumulator is the 8-bit general pur-
pose register, used for data operation such as transfer, tem-
porary saving, and conditional judgement, etc.

The Accumulator can be used as a 16-bit register with Y
Register as shown below.

Figure 8-2 Configuration of YA 16-bit Register

X, Y Registers: In the addressing mode which uses these
index registers, the register contents are added to the spec-
ified address, which becomes the actual address. These
modes are extremely effective for referencing subroutine
tables and memory tables. The index registers also have in-
crement, decrement, comparison and data transfer func-
tions, and they can be used as simple accumulators.

Stack Pointer: The Stack Pointer is an 8-bit register used
for occurrence interrupts and calling out subroutines. Stack
Pointer identifies the location in the stack to be accessed
(save or restore).

Generally, SP is automatically updated when a subroutine

call is executed or an interrupt is accepted. However, if it
is used in excess of the stack area permitted by the data
memory allocating configuration, the user-processed data
may be lost.

The stack can be located at any position within 100

1FF

of the internal data memory. The SP is not initialized

by hardware, requiring to write the initial value (the loca-
tion with which the use of the stack starts) by using the ini-
tialization routine. Normally, the initial value of "FE

" is

used.

Note: The Stack Pointer must be initialized by software be-
cause its value is undefined after RESET.

Example: To initialize the SP

LDX

#0FEH

TXSP

; SP

FEH

Address 01FF

can not be used as stack. Don not use

1FF

, or malfunction would be occurred.

Program Counter: The Program Counter is a 16-bit wide
which consists of two 8-bit registers, PCH and PCL. This
counter indicates the address of the next instruction to be
executed. In reset state, the program counter has reset rou-
tine address (PC

:0FF

, PC

:0FE

Program Status Word: The Program Status Word (PSW)
contains several bits that reflect the current state of the
CPU. The PSW is described in Figure 8-3. It contains the
Negative flag, the Overflow flag, the Break flag the Half
Carry (for BCD operation), the Interrupt enable flag, the
Zero flag, and the Carry flag.

[Carry flag C]

This flag stores any carry or not borrow from the ALU of
CPU after an arithmetic operation and is also changed by
the Shift Instruction or Rotate Instruction.

ACCUMULATOR

X REGISTER

Y REGISTER

STACK POINTER

PROGRAM COUNTER

PROGRAM STATUS

WORD

PCL

PSW

PCH

Two 8-bit Registers can be used as a "YA" 16-bit Register

Stack Address (100

~ 1FE

)

Bit 15

Bit 0

8 7

Hardware fixed

~FE

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

[Zero flag Z]

This flag is set when the result of an arithmetic operation

or data transfer is "0" and is cleared by any other result.

Figure 8-3 PSW (Program Status Word) Register

[Interrupt disable flag I]

This flag enables/disables all interrupts except interrupt
caused by Reset or software BRK instruction. All inter-
rupts are disabled when cleared to "0". This flag immedi-
ately becomes "0" when an interrupt is served. It is set by
the EI instruction and cleared by the DI instruction.

[Half carry flag H]

After operation, this is set when there is a carry from bit 3
of ALU or there is no borrow from bit 4 of ALU. This bit
can not be set or cleared except CLRV instruction with
Overflow flag (V).

[Break flag B]

This flag is set by software BRK instruction to distinguish
BRK from TCALL instruction with the same vector ad-
dress.

[Direct page flag G]

This flag assigns RAM page for direct addressing mode. In
the direct addressing mode, addressing area is from zero
page 00

to 0FF

when this flag is "0". If it is set to "1",

addressing area is assigned 100

to 1FF

. It is set by

SETG instruction and cleared by CLRG.

[Overflow flag V]

This flag is set to "1" when an overflow occurs as the result
of an arithmetic operation involving signs. An overflow
occurs when the result of an addition or subtraction ex-
ceeds +127(7F

) or -128(80

). The CLRV instruction

clears the overflow flag. There is no set instruction. When
the BIT instruction is executed, bit 6 of memory is copied
to this flag.

[Negative flag N]

This flag is set to match the sign bit (bit 7) status of the re-
sult of a data or arithmetic operation. When the BIT in-
struction is executed, bit 7 of memory is copied to this flag.

NEGATIVE FLAG

MSB

LSB

RESET VALUE: 00

PSW

OVERFLOW FLAG

BRK FLAG

CARRY FLAG RECEIVES

ZERO FLAG

INTERRUPT ENABLE FLAG

CARRY OUT

HALF CARRY FLAG RECEIVES

CARRY OUT FROM BIT 1 OF
ADDITION OPERLANDS

SELECT DIRECT PAGE

when G=1, page is selected to "page 1"

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

Figure 8-4 Stack Operation

At execution of
a CALL/TCALL/PCALL

PCL

PCH

01FB

SP after
execution

SP before
execution

01FC

01FD

01FE

Push
down

At acceptance
of interrupt

PCL

PCH

01FB

01FC

01FD

01FE

Push
down

PSW

At execution
of RET instruction

PCL

PCH

01FB

01FE

01FC

01FD

01FE

01FC

Pop
up

At execution
of RET instruction

PCL

PCH

01FB

01FE

01FC

01FD

01FE

01FB

Pop
up

PSW

0100H

01FEH

Stack
depth

At execution
of PUSH instruction

01FB

01FD

01FC

01FD

01FE

Push
down

SP after
execution

SP before
execution

PUSH A (X,Y,PSW)

At execution
of POP instruction

01FB

01FE

01FC

01FD

01FE

01FD

Pop
up

POP A (X,Y,PSW)

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

8.2 Program Memory

A 16-bit program counter is capable of addressing up to
64K bytes, but this device has 24K bytes program memory
space only physically implemented. Accessing a location
above FFFF

will cause a wrap-around to 0000

Figure 8-5, shows a map of Program Memory. After reset,
the CPU begins execution from reset vector which is stored
in address FFFE

and FFFF

as shown in Figure 8-6.

As shown in Figure 8-5, each area is assigned a fixed loca-
tion in Program Memory. Program Memory area contains
the user program.

Figure 8-5 Program Memory Map

Page Call (PCALL) area contains subroutine program to
reduce program byte length by using 2 bytes PCALL in-
stead of 3 bytes CALL instruction. If it is frequently called,

it is more useful to save program byte length.

Table Call (TCALL) causes the CPU to jump to each
TCALL address, where it commences the execution of the
service routine. The Table Call service area spaces 2-byte
for every TCALL: 0FFC0

for TCALL15, 0FFC2

for

TCALL14, etc., as shown in Figure 8-7.

Example: Usage of TCALL

The interrupt causes the CPU to jump to specific location,
where it commences the execution of the service routine.
The External interrupt 0, for example, is assigned to loca-
tion 0FFFA

. The interrupt service locations spaces 2-byte

interval: 0FFF8

and 0FFF9

for External Interrupt 1,

0FFFA

and 0FFFB

for External Interrupt 0, etc.

Any area from 0FF00

to 0FFFF

, if it is not going to be

used, its service location is available as general purpose
Program Memory.

Figure 8-6 Interrupt Vector Area

Interrupt

Vector Area

C000

FEFF

FF00

FFC0

FFDF

FFE0

FFFF

D000

A000

TCALL area

82512

,
12K

ROM

82516

,
16K

8252

24K

ROM

0FFE0H

Address

Vector Area Memory

Basic Interval Timer

External Interrupt 2

Timer/Counter 1 Interrupt

External Interrupt 0

RESET Vector Area

External Interrupt 1

Watchdog Timer Interrupt

"-" means reserved area.

NOTE:

Timer/Counter 2 Interrupt

External Interrupt 3

Timer/Counter 0 Interrupt

Timer/Counter 3 Interrupt

A/D Converter

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

Figure 8-7 PCALL and TCALL Memory Area

PCALL

rel

4F35

PCALL

35H

TCALL

TCALL 4

0FFC0

Address

Program Memory

C2
C3
C4
C5
C6
C7
C8

0FF00

Address

PCALL Area Memory

0FFFF

PCALL Area

(256 Bytes)

* means that the BRK software interrupt is using

same address with TCALL0.

NOTE:

TCALL 15

TCALL 14

TCALL 13

TCALL 12

TCALL 11

TCALL 10

TCALL 9

TCALL 8

TCALL 7

TCALL 6

TCALL 5

TCALL 4

TCALL 3

TCALL 2

TCALL 1

TCALL 0 / BRK *

C9
CA
CB
CC
CD
CE
CF
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
DA
DB
DC
DD
DE
DF

0FF35

0FF00

0FFFF

11111111 11010110

01001010

PC:

DH 6H

0FFD6

0FF00

0FFFF

0FFD7

0D125

Reverse

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

Example: The usage software example of Vector address for GMS82524.

ORG

0FFE0H

NOT_USED

BIT_TIMER

; Basic Interval Timer

WD_TIMER

; Watchdog Timer

ADC

; ADC

TIMER3

; Timer-3

TIMER2

; Timer-2

TIMER1

; Timer-1

TIMER0

; Timer-0

INT3

; Int.3

INT2

; Int.2

INT1

; Int.1

INT0

; Int.0

NOT_USED

; -

RESET

; Reset

ORG

0A000H

; 24K ROM Start address

;

ORG

0C000H

; 16K ROM Start address

;

ORG

0D000H

; 12K ROM Start address

;*******************************************
;

MAIN PROGRAM

;*******************************************
;
RESET:

;Disable All Interrupts

CLRG
LDX

RAM_CLR: LDA

;RAM Clear(!0000H->!00BFH)

STA

{X}+

CMPX

#0C0H

BNE

RAM_CLR

;

LDX

#0FEH

;Stack Pointer Initialize

TXSP

;

LDM

R0, #0

;Normal Port 0

LDM

R0DD,#82H

;Normal Port Direction

:
:
:
LDM

TDR0,#250

;8us x 250 = 2000us

LDM

TM0,#1FH

;Start Timer0, 8us at 8MHz

LDM

IRQH,#0

LDM

IRQL,#0

LDM

IENH,#0C8H

;Enable Timer0, INT0, INT1

LDM

IENL,#0

LDM

IEDS,#55H

;Select falling edge detect on INT pin

LDM

PMR4,#3H

;Set external interrupt pin(INT0, INT1)

;Enable master interrupt

:
:
:

:
:

NOT_USED:NOP

RETI

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

8.3 Data Memory

Figure 8-8 shows the internal Data Memory space availa-
ble. Data Memory is divided into four groups, a user RAM,
control registers, Stack, and LCD memory.

Figure 8-8 Data Memory Map

User Memory

The GMS825xx has 448

8 bits for the user memory

(RAM).

Control Registers

The control registers are used by the CPU and Peripheral
function blocks for controlling the desired operation of the
device. Therefore these registers contain control and status
bits for the interrupt system, the timer/ counters, analog to
digital converters and I/O ports. The control registers are in
address range of 0C0

to 0FF

Note that unoccupied addresses may not be implemented
on the chip. Read accesses to these addresses will in gen-
eral return random data, and write accesses will have an in-
determinate effect.

More detailed informations of each register are explained
in each peripheral section.

Note: Write only registers can not be accessed by bit ma-
nipulation instruction. Do not use read-modify-write instruc-
tion. Use byte manipulation instruction, for example "LDM".

Example; To write at CKCTLR

LDM

CLCTLR,#09H

;Divide ratio(

32)

Stack Area

The stack provides the area where the return address is
saved before a jump is performed during the processing
routine at the execution of a subroutine call instruction or
the acceptance of an interrupt.

When returning from the processing routine, executing the
subroutine return instruction [RET] restores the contents of
the program counter from the stack; executing the interrupt
return instruction [RETI] restores the contents of the pro-
gram counter and flags.

The save/restore locations in the stack are determined by
the stack pointed (SP). The SP is automatically decreased
after the saving, and increased before the restoring. This
means the value of the SP indicates the stack location
number for the next save. Refer to Figure 8-4 on page 17.

User Memory

Control

Registers

or Stack Area

0000

00BF

00C0

00FF

0100

01FF

PAGE0

User Memory

PAGE1

When "G-flag=0",

When "G-flag=1"

this page is selected

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

Address

Register Name

Symbol

R/W

Initial Value

Page

7 6 5 4 3 2 1 0

00C0

R0 port data register

R/W

Undefined

page 28

00C1

R0 port I/O direction register

R0DD

0 0 0 0 0 0 0 0

page 28

00C4

R2 port data register

R/W

Undefined

page 28

00C5

R2 port I/O direction register

R2DD

0 0 0 0 0 0 0 0

page 28

00C6

R3 port data register

R/W

Undefined

page 28

00C7

R3 port I/O direction register

R3DD

0 0 0 0 0 0 0 0

page 28

00C8

R4 port data register

R/W

Undefined

page 29

00C9

R4 port I/O direction register

R4DD

- - - 0 0 0 0 0

page 29

00CA

R5 port data register

R/W

Undefined

page 30

00CB

R5 port I/O direction register

R5DD

- - 0 0 - - - -

page 30

00CC

R6 port data register

R/W

Undefined

page 30

00CD

R6 port I/O direction register

R6DD

0 0 0 0 - - - -

page 30

00D0

R4 port mode register

PMR4

- - - 0 0 0 0 0

page 29, page 53

00D1

R5 port mode register

PMR5

- - 0 0 - - - -

page 30, page 45

00D3

Basic interval timer mode register

BITR

Undefined

page 32

Clock control register

CKCTLR

- - 0 1 0 1 1 1

page 32

00E0

Watchdog Timer Register

WDTR

- 0 1 1 1 1 1 1

page 54

00E2

Timer mode register 0

TM0

R/W

0 0 0 0 0 0 0 0

page 34

00E3

Timer mode register 2

TM2

R/W

0 0 0 0 0 0 0 0

page 34

00E4

Timer 0 data register

TDR0

Undefined

page 34

Timer 0 counter register

Undefined

page 34

00E5

Timer 1 data register

TDR1

Undefined

page 34

Timer 1 counter register

Undefined

page 34

00E6

Timer 2 data register

TDR2

Undefined

page 34

Timer 2 counter register

Undefined

page 34

00E7

Timer 3 data register

TDR3

Undefined

page 34

Timer 3 counter register

Undefined

page 34

00E8

A/D converter mode register

ADCM

R/W

- - 0 0 0 0 0 1

page 44

00E9

A/D converter data register

ADR

Undefined

page 44

00EC

Buzzer driver register

BUR

Undefined

page 45

00F4

Interrupt enable register low

IENL

R/W

0 0 0 - - - - -

page 48

00F5

Interrupt request flag register low

IRQL

R/W

0 0 0 - - - - -

page 47

00F6

Interrupt enable register high

IENH

R/W

0 0 0 0 0 0 0 0

page 48

00F7

Interrupt request flag register high

IRQH

R/W

0 0 0 0 0 0 0 0

page 47

00F8

External interrupt edge selection register

IEDS

0 0 0 0 0 0 0 0

page 53

Table 8-1 Control Registers

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

8.4 Addressing Mode

The GMS800 series MCU uses six addressing modes;

· Register addressing

· Immediate addressing

· Direct page addressing

· Absolute addressing

· Indexed addressing

· Register-indirect addressing

(1) Register Addressing

(2) Immediate Addressing

#imm

In this mode, second byte (operand) is accessed as a data
immediately.

Example:

0435

ADC

#35H

When G-flag is 1, then RAM address is defined by 16-bit
address which is composed of 8-bit RAM paging register
(RPR) and 8-bit immediate data.

Example: G=1

E45535

LDM

35H,#55H

(3) Direct Page Addressing

In this mode, a address is specified within direct page.

Example; G=0

C535

LDA

35H

RAM[35H]

A+35H+C

MEMORY

0F100H

data ¨ 55H

data

0135H

0F102H

0F101H

data

35H

0E551H

data

0E550H

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

(4) Absolute Addressing

!abs

Absolute addressing sets corresponding memory data to
Data, i.e. second byte (Operand I) of command becomes
lower level address and third byte (Operand II) becomes
upper level address.
With 3 bytes command, it is possible to access to whole
memory area.

ADC, AND, CMP, CMPX, CMPY, EOR, LDA, LDX,
LDY, OR, SBC, STA, STX, STY

Example;

0735F0

ADC

!0F035H

ROM[0F035H]

The operation within data memory (RAM)
ASL, BIT, DEC, INC, LSR, ROL, ROR

Example; Addressing accesses the address 0135

regard-

less of G-flag.

983501

INC

!0135H

ROM[135H]

(5) Indexed Addressing

X indexed direct page (no offset)

{X}

In this mode, a address is specified by the X register.

ADC, AND, CMP, EOR, LDA, OR, SBC, STA, XMA

Example; X=15

, G=1

LDA

{X}

;ACC

RAM[X].

X indexed direct page, auto increment

{X}+

In this mode, a address is specified within direct page by
the X register and the content of X is increased by 1.

LDA, STA

Example; G=0, X=35

LDA

{X}+

X indexed direct page (8 bit offset)

dp+X

This address value is the second byte (Operand) of com-
mand plus the data of

-register. And it assigns the mem-

ory in Direct page.

ADC, AND, CMP, EOR, LDA, LDY, OR, SBC, STA
STY, XMA, ASL, DEC, INC, LSR, ROL, ROR

Example; G=0, X=0F5

0F100H

data

0F035H

0F102H

0F101H

A+data+C

address: 0F035

0F100H

data

135H

0F102H

0F101H

data+1

data

address: 0135

data

115H

0E550H

data

35H

data Æ A

36H Æ X

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

C645

LDA

45H+X

Y indexed direct page (8 bit offset)

dp+Y

This address value is the second byte (Operand) of com-
mand plus the data of Y-register, which assigns Memory in
Direct page.

This is same with above (2). Use Y register instead of X.

Y indexed absolute

!abs+Y

Sets the value of 16-bit absolute address plus Y-register
data as Memory.This addressing mode can specify memo-
ry in whole area.

Example; Y=55

D500FA

LDA

!0FA00H+Y

(6) Indirect Addressing

Direct page indirect

[dp]

Assigns data address to use for accomplishing command
which sets memory data (or pair memory) by Operand.
Also index can be used with Index register X,Y.

JMP, CALL

Example; G=0

3F35

JMP

[35H]

X indexed indirect

[dp+X]

Processes memory data as Data, assigned by 16-bit pair
m e m o r y w h i c h i s d e t e r m i n e d b y p a i r d a t a
[dp+X+1][dp+X] Operand plus

X-register data in Direct

page.

ADC, AND, CMP, EOR, LDA, OR, SBC, STA

Example; G=0, X=10

1625

ADC

[25H+X]

Y indexed indirect

[dp]+Y

Processes memory data as Data, assigned by the data
[dp+1][dp] of 16-bit pair memory paired by Operand in Di-
rect page

plus Y-register data.

ADC, AND, CMP, EOR, LDA, OR, SBC, STA

Example; G=0, Y=10

data

3AH

0E551H

data

0E550H

45H+0F5H=13AH

0F100H

data

0FA55H

0FA00H+55H=0FA55H

0F102H

0F101H

35H

jump to

0FA00H

36H

0E30AH

address 0E30AH

35H

0E005H

0FA00H

36H

0E005H

data

A + data + C

25 + X(10) = 35H

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

9. I/O PORTS

The GMS825xx has six ports (R0, R2, R3, R4, R5, and
R6).These ports pins may be multiplexed with an alternate
function for the peripheral features on the device.

All pins have data direction registers which can define
these ports as output or input. A "1" in the port direction
register configure the corresponding port pin as output.
Conversely, write "0" to the corresponding bit to specify it
as input pin. For example, to use the even numbered bit of
R0 as output ports and the odd numbered bits as input
ports, write "55

" to address 0C1

(R0 port direction reg-

ister) during initial setting as shown in Figure 9-1.

All the port direction registers in the GMS825xx have 0
written to them by reset function. On the other hand, its in-
itial status is input.

Figure 9-1 Example of port I/O assignment

R0 and R0DD register: R0 is an 8-bit CMOS bidirection-
al I/O port (address 0C0

). Each I/O pin can independently

used as an input or an output through the R0DD register
(address 0C1

R2 and R2DD register: R2 is an 8-bit CMOS bidirection-
al I/O port (address 0C4

). Each I/O pin can independently

used as an input or an output through the R2DD register
(address 0C5

R3 and R3DD register: R3 is an 8-bit CMOS bidirection-
al I/O port (address 0C6

). Each I/O pin can independently

used as an input or an output through the R3DD register
(address 0C7

I: INPUT PORT

WRITE "55

" TO PORT R0 DIRECTION REGISTER

0 1 0 1 0 1 0 1

I O I O I O I O

R0 data

R1 data

R0 direction

R1 direction

0C0

0C1

0C2

0C3

7 6 5 4 3 2 1 0

BIT

7 6 5 4 3 2 1 0

PORT

O: OUTPUT PORT

R0 Data Register

ADDRESS: 0C0

RESET VALUE: Undefined

R07 R06 R05 R04 R03 R02 R01 R00

Port Direction

R0 Direction Register

R0DD

ADDRESS: 0C1

RESET VALUE: 00

0: Input
1: Output

Input / Output data

R2 Data Register

ADDRESS: 0C4

RESET VALUE: Undefined

R27 R26 R25 R24 R23 R22 R21 R20

Port Direction

R2 Direction Register

R2DD

ADDRESS: 0C5

RESET VALUE: 00

0: Input
1: Output

Input / Output data

R3 Data Register

ADDRESS: 0C6

RESET VALUE: Undefined

R37 R36 R35 R34 R33 R32 R31 R30

Port Direction

R3 Direction Register

R3DD

ADDRESS: 0C7

RESET VALUE: 00

0: Input
1: Output

Input / Output data

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

R4 and R4DD register: R4 is an 5-bit CMOS bidirection-
al I/O port (address 0C8

). Each I/O pin can independently

used as an input or an output through the R4DD register
(address 0C9

In addition, Port R4 is multiplexed with various special
features. The control register PMR4 (address 0D0

) con-

trols the selection of alternate function. After reset, this
value is "0", port may be used as normal I/O port.
To use alternate function such as external interrupt or ex-
ternal counter input, write "1" in the corresponding bit of
PMR4.

Regardless of the direction register R4DD, PMR4 is select-
ed to use as alternate functions, port pin can be used as a
corresponding alternate features.

R4 Port Mode Register

PMR4

ADDRESS: 0D0

RESET VALUE: 00

0: R40
1: INT0

0: R41
1: INT1

0: R42
1: INT2

0: R43
1: INT3

0: R44

1: EC0

Edge Selection Register

IEDS

ADDRESS: 0F8H
RESET VALUE: 00H

INT0

INT1

INT2

INT3

External Interrupt Edge Select

00: Reserved
01: Falling (1-to-0 transition)
10: Rising (0-to-1 transition)
11: Both (Rising & Falling)

R4 Data Register

ADDRESS: 0C8

RESET VALUE: Undefined

R44 R43 R42 R41 R40

Port Direction

R4 Direction Register

R4DD

ADDRESS: 0C9

RESET VALUE: 00

0: Input
1: Output

Input / Output data

Port Pin

Alternate Function

R40
R41
R42
R43
R44

INT0 (External Interrupt 0)
INT1 (External Interrupt 1)
INT2 (External Interrupt 2)
INT3 (External Interrupt 3)
EC0 (External count input to Timer/
Counter 0)

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

R5 and R5DD register: R5 is an 2-bit CMOS bidirection-
al I/O port (address 0CA

). Each I/O pin can independent-

ly used as an input or an output through the R5DD register
(address 0CB

The control register PMR5 (address D1

) controls the se-

lection alternate function. After reset, this value is "0", port
may be used as general I/O ports. To use buzzer function,
write "1" to the PMR5 and the pin R55 must be defined as
output mode (the bit 5 of R5DD=1)

R6 and R6DD register: R6 is an 4-bit CMOS bidirection-
al I/O port (address 0CC

). Each I/O pin can independent-

ly used as an input or an output through the R6DD register
(address 0CD

R6DD (address CD

) controls the direction of the R6 pins,

even when they are being used as analog inputs. The user
must make sure to keep the pins configured as inputs when
using them as analog inputs.

Port Pin

Alternate Function

R54
R55

WDTO (Watchdog timer output)
BUZ (Square-wave output for buzzer)

R5 Port Mode Register

PMR5

ADDRESS: 0D1

RESET VALUE: --00----

R54/WDTO Selection

BUZ

0: R54
1: WDTO (Output)

R55/BUZ Selection
0: R55
1: BUZ (Output)

W DTO

R5 Data Register

ADDRESS: 0CA

RESET VALUE: Undefined

R55 R54 -

Port Direction

R5 Direction Register

R5DD

ADDRESS: 0CB

RESET VALUE: 00

0: Input
1: Output

Input / Output data

Port Pin

Alternate Function

R64
R65
R66
R67

AN4 (ADC input 4)
AN5 (ADC input 5)
AN6 (ADC input 6)
AN7 (ADC input 7)

R6 Data Register

ADDRESS: 0CC

RESET VALUE: Undefined

R67 R66 R65 R64

Port Direction

R6 Direction Register

R6DD

ADDRESS: 0CD

RESET VALUE: 0000----

0: Input
1: Output

Input / Output data

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

10. BASIC INTERVAL TIMER

The GMS825xx has one 8-bit Basic Interval Timer that is
free-run and can not stop. Block diagram is shown in Fig-
ure 10-1.

In addition, the Basic Interval Timer generates the time
base for watchdog timer counting. It also provides a Basic
interval timer interrupt (BITIF). As the count overflow
from FF

to 00

, this overflow causes the interrupt to be

generated. The Basic Interval Timer is controlled by the
clock control register (CKCTLR) shown in Figure 10-2.

Source clock can be selected by lower 3 bits of CKCTLR.

BITR and CKCTLR are located at same address, and ad-
dress 0D3

is read as a BITR, and written to CKCTLR.

Figure 10-1 Block Diagram of Basic Interval Timer

Table 10-1 Basic Interval Timer Interrupt Time

MUX

Basic Interval Timer Interrupt

BITR

Select Input clock 3

Basic Interval Timer

source
clock

8-bit up-counter

BTS[2:0]

BTCL

2048

1024

512

256

128

To Watchdog timer (WDTCK)

CKCTLR

clear

overflow

Internal bus line

clock control register

[0D3

]

[0F9

]

BITIF

Read

Prescal

CKCTLR

[2:0]

Source clock

Interrupt (overflow) Period (ms)

@ f

XIN

= 8MHz

000
001
010
011
100
101
110
111

XIN

128

XIN

256

XIN

512

XIN

1024

XIN

2048

0.512
1.024
2.048
4.096
8.192

16.384
32.768
65.536

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

Figure 10-2 BITR: Basic Interval Timer Mode Register

Example 1:

Interrupt request flag is generated every 8.192ms at 4MHz.

:
LDM

CKCTLR,#1BH

SET1

BITE

EI
:

Example 2:

Interrupt request flag is generated every 8.192ms at 8MHz.

:
LDM

CKCTLR,#1CH

SET1

BITE

EI
:

BTCL

WDTON

BTS1

Basic Interval Timer source clock select
000: f

XIN

001: f

XIN

010: f

XIN

011: f

XIN

128

100: f

XIN

256

101: f

XIN

512

110: f

XIN

1024

111: f

XIN

2048

Clear bit

0: Normal operation (free-run)

1: Clear 8-bit counter (BITR) to "0". This bit becomes 0 automatically

INITIAL VALUE: --01 0111

ADDRESS: 0D3

after one machine cycle, and starts counting.

CKCTLR

INITIAL VALUE: Undefined

ADDRESS: 0D3

BITR

Both register are in same address,
when write, to be a CKCTLR,
when read, to be a BITR.

Caution:

8-BIT FREE-RUN BINARY COUNTER

ENPCK

BTS0

BTS2

BTCL

Enable Peripheral clock

If this bit is 0, all peripherals are disabled such as Timer, ADC, PWM, etc.

0: Operate as a 6-bit general timer
1: Enable Watchdog Timer operation
See the section "Watchdog Timer".

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

11. TIMER/EVENT COUNTER

The GMS825xx has four Timer/Counter registers. Each
module can generate an interrupt to indicate that an event
has occurred (i.e. timer match).

Timer 0 and Timer 1 are can be used either two 8-bit Tim-
er/Counter or one 16-bit Timer/Counter with combine
them. And Timer 2 and Timer 3 are can be used either two
8-bit Timer or one 16-bit Timer with combine them.

In the "timer" function, the register is increased every in-
ternal clock input. Thus, one can think of it as counting in-
ternal clock input. Since a least clock consists of 4 and
most clock consists of 64 oscillator periods, the count rate
is 1/4 to 1/64 of the oscillator frequency.

In the "counter" function, the register is incremented in re-
sponse to a 1-to-0 (falling edge) transition at its corre-

sponding external input pin, EC0 .

In addition the "capture" function, the register is incre-
mented in response external or internal clock sources same
with timer or counter function. When external clock edge
input, the count register is captured into Timer data register
correspondingly.

It has four operating modes: "8-bit timer/counter", "16-bit
timer/counter", "8-bit capture", "16-bit capture" which are
selected by bit in Timer mode register TM0 and TM2 as
shown in Table 11-1.

In operation of Timer 2, Timer 3, their operations are same
with Timer 0, Timer 1, respectively as shown in Table 11-
2.

TM0

TIMER 0

TIMER 1

CAP

T1ST

T1SL

[1:0]

T0ST

T0CN

T0SL[1:0]

01 or
10 or

01 or 10 or 11

8-bit Timer

8-bit Event counter

8-bit Timer

01 or 10 or 11

8-bit Capture (internal clock)

8-bit Timer

8-bit Capture (external clock)

8-bit Timer

01 or 10 or 11

16-bit Timer

16-bit Event counter

01 or 10 or 11

16-bit Capture (internal clock)

16-bit Capture (external clock)

Table 11-1 TM0 Timer Mode Register

TM2

TIMER 2

TIMER 3

CAP

T3ST

T3SL

[1:0]

T2ST

T2CN

T2SL[1:0]

01 or
10 or

01 or 10 or 11

8-bit Timer

reserved

8-bit Timer

01 or 10 or 11

8-bit Capture (internal clock)

8-bit Timer

8-bit Capture (external clock)

8-bit Timer

01 or 10 or 11

16-bit Timer

16-bit Event counter

01 or 10 or 11

16-bit Capture (internal clock)

16-bit Capture (external clock)

Table 11-2 TM2 Timer Mode Register

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

Figure 11-1 TM0, TM2 Registers

BTCL

T3ST

CAP2

T2SL1

INITIAL VALUE: 00

ADDRESS: 0E3

TM2

T2SL0

T2CN

T2ST

T3SL1 T3SL0

Bit Name

Bit Posi-
tion

Description

CAP2

TM2.7

0: Timer/Counter mode
1: Capture mode selection flag

T3ST

TM2.6

0: When cleared, stop the counting.
1: When set, Timer 3 count register is cleared and start again.

T3SL1
T3SL0

TM2.5
TM2.4

00: 16-bit mode (Clock source is selected by T2SL1, T2SL0)
01: 8-bit mode, Clock source is f

XIN

10: 8-bit mode, Clock source is f

XIN

11: 8-bit mode, Clock source is f

XIN

T2ST

TM2.3

0: When cleared, stop the counting.
1: When set, Timer 2 Count Register is cleared and start again.

T2CN

TM2.2

0: Stop the timer
1: A logic 1 starts the timer.

T2SL1
T2SL0

TM2.1
TM2.0

00: Reserved
01: 8-bit Timer, Clock source is f

XIN

10: 8-bit Timer, Clock source is f

XIN

11: 8-bit Timer, Clock source is f

XIN

TIMER 2

B T C L

T 1 S T

C A P 0

T 0S L 1

IN IT IA L V A LU E : 00

A D D R E S S : 0E 2

TM0

T 0S L0

T 0C N

T 0S T

T 1 S L1 T 1S L0

Bit Name

Bit Position

Description

CAP0

TM0.7

0: Timer/Counter mode
1: Capture mode selection flag

T1ST

TM0.6

0: When cleared, stop the counting.
1: When set, Timer 1 count register is cleared and start again.

T1SL1
T1SL0

TM0.5
TM0.4

00: 16-bit mode (Clock source is selected by T0SL1, T0SL0)
01: 8-bit mode, Clock source is f

XIN

10: 8-bit mode, Clock source is f

XIN

11: 8-bit mode, Clock source is f

XIN

T0ST

TM0.3

0: When cleared, stop the counting.
1: When set, Timer 0 Count Register is cleared and start again.

T0CN

TM0.2

0: Stop the timer
1: A logic 1 starts the timer.

T0SL1
T0SL0

TM0.1
TM0.0

00: EC0 (External clock)
01: 8-bit Timer, Clock source is f

XIN

10: 8-bit Timer, Clock source is f

XIN

11: 8-bit Timer, Clock source is f

XIN

TIMER 1

TIMER 0

INITIAL VALUE: Undefined

ADDRESS: 0E4

~ 0E7

TDR0~TDR3

Read: Count value read

Write: Compare data write

R/W R/W R/W R/W R/W R/W R/W R/W

R/W

TIMER 3

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

11.1 8-bit Timer / Counter Mode

The GMS825xx has four 8-bit Timer/Counters, Timer 0,
Timer 1, Timer 2, Timer 3. The Timer 0, Timer 1 are
shown in Figure .

The "timer" or "counter" function is selected by control
registers TM0, TM2 as shown in Table 11-1 and Table 11-
2. To use as an 8-bit timer/counter mode, bit CAP0 of TM0
is cleared to "0" and bits T1SL1, T1SL0 of TM0 or bits

T3SL1, T3SL0 of TM2 should not set to zero. These timers
have each 8-bit count register and data register. The count
register is increased by every internal or external clock in-
put. The internal clock has a prescaler divide ratio option
of 4, 16, 64 (selected by control bits TxSL1, TxSL0 of reg-
ister TMx).

Figure 11-2 8-bit Timer/Counter 0, 1

Example 1:

Timer0 = 4ms 8-bit timer mode at 4MHz
Timer1 = 1ms 8-bit timer mode at 4MHz

LDM

TDR0,#250

LDM

TDR1,#250

LDM

TM0,#0110_1111B

SET1

T0E

SET1

T1E

Example 2:

Timer0 = 8-bit event counter mode
Timer1 = 1ms 8-bit timer mode at 4MHz

LDM

TDR0,#250

LDM

TDR1,#250

LDM

TM0,#0110_1100B

SET1

T0E

SET1

T1E

EC0 PIN

XIN PIN

MUX

r
escal

T0IF

clear

0: Stop
1: Clear and start

T0ST

T0SL[1:0]

TIMER 0
INTERRUPT

T0CN

MUX

T1IF

clear

0: Stop
1: Clear and start

T1ST

T1SL[1:0]

TIMER 1
INTERRUPT

TDR0 (8-bit)

TDR1 (8-bit)

T1 (8-bit)

T0 (8-bit)

Comparator

TIMER 0

TIMER 1

T1O PIN

F/F

BTCL

T1ST

CAP0

T0SL1

INITIAL VALUE: 00

ADDRESS: 0E2

TM0

T0SL0

T0CN

T0ST

T1SL1 T1SL0

X means don't care

01 or 10 or 11

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

Note: The contents of Timer data register TDRx should be
initialized 1

~FF

, not 0

, because it is undefined after re-

set.

In the Timer 0, timer register T0 increments from 00

until

it matches TDR0 and then reset to 00H. The match output
of Timer 0 generates Timer 0 interrupt (latched in T0IF bit)

As TDRx and Tx register are in same address, when read-
ing it as a Tx, written to TDRx.

In counter function, the counter is increased every 1-to-0
(falling edge) transition of EC0 pin. In order to use counter
function, the bit 4 of the Port mode register PMR4 are set
to "1". The Timer 0 can be used as a counter by pin EC0
input, but Timer 1 can input by internal clock.

Figure 11-3 8-bit Timer/Counter 2, 3

Example 3:

Timer2 = 8-bit timer mode, 2ms interval at 8MHz
Timer3 = 8-bit timer mode, 500us interval at 8MHz

LDM

TDR2,#250

LDM

TDR3,#250

LDM

TM2,#0110_1111B

SET1

T2E

SET1

T3E

Example 4:

Timer2 = 8-bit event counter mode
Timer3 = 500us 8-bit timer mode at 8MHz

LDM

TDR2,#250

LDM

TDR3,#250

LDM

TM2,#0110_1100B

SET1

T2E

SET1

T3E

XIN PIN

MUX

Prescal

T2IF

clear

0: Stop
1: Clear and start

T2ST

T2SL[1:0]

TIMER 2
INTERRUPT

T2CN

MUX

T3IF

clear

0: Stop
1: Clear and start

T3ST

T3SL[1:0]

TIMER 3
INTERRUPT

TDR2 (8-bit)

TDR3 (8-bit)

T3 (8-bit)

T2 (8-bit)

Comparator

TIMER 2

TIMER 3

T3O PIN

F/F

BTCL

T3ST

CAP2

T2SL1

INITIAL VALUE: 00

ADDRESS: 0E3

TM2

T2SL0

T2CN

T2ST

T3SL1 T3SL0

X means don't care

01 or 10 or 11

Reserved

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

8-bit Timer Mode

In the timer mode, the internal clock is used for counting
up. Thus, you can think of it as counting internal clock in-
put. The contents of TDRn are compared with the contents
of up-counter, Tn. If match is found, a timer 1 interrupt
(T1IF) is generated and the up-counter is cleared to 0.
Counting up is resumed after the up-counter is cleared.

As the value of TDRn is changeable by software, time in-
terval is set as you want

Figure 11-4 Timer Mode Timing Chart

Figure 11-5 Timer Count Example

Value of

TM[1:0]

Clock
Source

Resolution

(At f

XIN

=8 M H z)

Maximum Time

Setting

(At f

XIN

=8 M H z)

EC1

XIN

1/f

EC1

0.5

sec

1/f

EC1

256

128

512

2048

sec

Table 11-1 Timer Source clock Interrupt Time

n-2

n-1

Source clock

Up-counter

TDR1

T1IF interrupt

Start count

Match
Detect

Counter
Clear

Timer 1 (T1IF)
Interrupt

TDR1

TIME

Occur interrupt

Interrupt period

-c

Count Pulse

= 8

s x 125

MATCH

Example: Make 1ms

interrupt using by Timer0 at 8MHz

LDM

TM0,#1FH

; divide by 64

LDM

TDR0,#125

; 8us x 125= 1ms

SET1

T0E

; Enable Timer 0 Interrupt

; Enable Master Interrupt

Period

When

TDR0 = 125

= 7D

XIN

= 8 MHz

INTERRUPT PERIOD =

106 Hz

125 = 1 ms

TM0 = 0001 1111

(8-bit Timer mode, Prescaler divide ratio = 64)

(TDR0 = T0)

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

8-bit Event Counter Mode

In this mode, counting up is started by an external trigger.
This trigger means falling edge of the EC0 pin input.
Source clock is used as an internal clock selected with tim-
er mode register TM0. The contents of timer data register
TDRn (n = 0,1) are compared with the contents of the up-
counter Tn. If a match is found, an timer interrupt request
flag TnIF is generated, and the counter is cleared to "0".
The counter is restart and count up continuously by every
falling edge of the EC0 pin input.

The maximum frequency applied to the EC0 pin is f

XIN

[Hz].

In order to use event counter function, the bit 4 of the Port
Mode Register PMR4(address 0D0

) is required to be set

to "1".

After reset, the value of timer data register TDRn is unde-
fined, it should be initialized to between 1

~FF

not to

"0"The interval period of Timer is calculated as below
equation.

Figure 11-6 Event Counter Mode Timing Chart

Figure 11-7 Count Operation of Timer / Event counter

Period (sec)

XIN

-----------

Divide Ratio

TDRn

n-1

EC0 pin input

Up-counter

TDR1

T1IF interrupt

Start count

Timer 1 (T1IF)
Interrupt

TDR1

TIME

Occur interrupt

stop

clear & start

disable

enable

Start & Stop

T1ST

T1CN
Control count

up-

coun

T1ST = 0

T1ST = 1

T1CN = 0

T1CN = 1

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

11.2 16-bit Timer / Counter Mode

The Timer register is being run with all 16 bits. A 16-bit
timer/counter register T0, T1 are incremented from 0000

until it matches TDR0, TDR1 and then resets to 0000

The match output generates Timer 0 interrupt.

The clock source of the Timer 0 is selected either internal
or external clock by bit T0SL1, T0SL0.

Even if the Timer 0 (including the Timer 1) is used as a 16-
bit timer, the Timer 2 and Timer 3 can still be used as either
two 8-bit timer or one 16-bit timer by setting the TM2. Re-
versely, even if the Timer 2 (including the Timer 3) is used
as a 16-bit timer, the Timer 0 and Timer 1 can still be used
as 8-bit timer independently.

Figure 11-8 16-bit Timer/Counter

EC0 PIN

XIN PIN

MUX

r
escal

T0IF

clear

0: Stop
1: Clear and start

T0ST

T0SL[1:0]

"00"

"01"

"10"

"11"

TIMER 0
INTERRUPT

T0CN

TDR1 + TDR0

Comparator

TIMER 0 + TIMER 1

TIMER 0 (16-bit)

Higher byte Lower byte

(16-bit)

COMPARE DATA

T1 + T0
(16-bit)

(Not Timer 1 interrupt)

EDGE DETECTOR

BTCL

T1ST

CAP0

T0SL1

INITIAL VALUE: 00

ADDRESS: 0E2

TM0

T0SL0

T0CN

T0ST

T1SL1 T1SL0

X means don't care

XIN PIN

MUX

T2IF

clear

0: Stop
1: Clear and start

T2ST

T2SL[1:0]

"00"

"01"

"10"

"11"

TIMER 2
INTERRUPT

T2CN

TDR3 + TDR2

Comparator

TIMER 2 + TIMER 3

TIMER 2 (16-bit)

Higher byte Lower byte

(16-bit)

COMPARE DATA

T3 + T2
(16-bit)

(Not Timer 3 interrupt)

Reserved

BTCL

T3ST

CAP2

T2SL1

INITIAL VALUE: 00

ADDRESS: 0E3

TM2

T2SL0

T2CN

T2ST

T3SL1 T3SL0

X means don't care

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

11.3 8-bit Capture Mode

The Timer 0 capture mode is set by bit CAP0 of timer
mode register TM0 (bit CAP2 of timer mode register TM2
for Timer 2) as shown in Figure 21. In this mode, Timer 1
still operates as an 8-bit timer/counter.

As mentioned above, not only Timer 0 but Timer 2 can also
be used as a capture mode.

In 8-bit capture mode, Timer 1 and Timer 3 are can not be
used as a capture mode.

The Timer/Counter register is incremented in response in-
ternal or external input. This counting function is same
with normal timer mode, but Timer interrupt is not gener-
ated. Timer/Counter still does the above, but with the add-
ed feature that a edge transition at external input INTn pin

causes the current value in the Timer counter register
(T0,T2), to be captured into registers CDRn (CDR0,
CDR2), respectively. After captured, Timer counter regis-
ter is cleared and restarts by hardware.

Note: The CDRn and TDRn are in same address.In the
capture mode, reading operation is read the CDRn, not
TDRn because path is opened to the CDRn.

It has three transition modes: "falling edge", "rising edge",
"both edge" which are selected by interrupt edge selection
register IEDS. Refer to "14.4 External Interrupt" on page
51. In addition, the transition at INTn pin generate an inter-
rupt.

Figure 11-9 8-bit Capture Mode

EC0 PIN

XIN PIN

MUX

INT0IF

0: Stop
1: Clear and start

T0ST

T0SL[1:0]

"00"

"01"

"10"

"11"

INT0
INTERRUPT

T0CN

CDR0 (8-bit)

T0 (8-bit)

TIMER 0

BTCL

T1ST

CAP0

T0SL1

INITIAL VALUE: 00

ADDRESS: 0E2

TM0

T0SL0

T0CN

T0ST

T1SL1 T1SL0

X means don't care

01 or 10 or 11

"01"

"10"

"11"

INT0 PIN

Capture

To TIMER1

IEDS[1:0]

Edge Detector

This figure is a example of using the Timer0.
In the Timer2, operation is same like Timer0, each registers and
flags may be changed with for Timer2.

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

11.4 16-bit Capture Mode

16-bit capture mode is the same as 8-bit capture, except
that the Timer register is being run will 16 bits.

Figure 11-10 16-bit Capture Mode

EC0 PIN

XIN PIN

MUX

Prescal

INT0IF

0: Stop
1: Clear and start

T0ST

T0SL[1:0]

"00"

"01"

"10"

"11"

INT0
INTERRUPT

T0CN

BTCL

T1ST

CAP0

T0SL1

INITIAL VALUE: 00

ADDRESS: 0E2

TM0

T0SL0

T0CN

T0ST

T1SL1 T1SL0

X means don't care

"01"

"10"

"11"

INT0 PIN

Capture

IEDS[1:0]

Edge Detector

This figure is a example of using the Timer0, 1.
In the Timer2, 3, operation is same like Timer0,1, each registers and
flags may be changed with for Timer2,3.

CDR1 + CDR0

Higher byte Lower byte

(16-bit)

CAPTURE DATA

T1 + T0
(16-bit)

TIMER 0 + TIMER 1

TIMER 0 (16-bit)

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

Example 1:

Timer0 = 16-bit timer mode, 0.5s at 8MHz
Timer2 = 2ms 8-bit timer mode at 8MHz
Timer3 = 250us 8-bit timer mode at 8MHz

LDM

TDR0,#23H

LDM

TDR1,#0F4H

LDM

TM0,#0FH

LDM

TDR2,#249

LDM

TDR3,#124

LDM

TM2,#0110_1111B

SET1

T0E

SET1

T2E

SET1

T3E

EI
:
:

Example 2:

Timer0 = 8-bit timer mode, 2ms interval at 8MHz
Timer2 = 16-bit event counter mode

LDM

TDR0,#249

LDM

TM0,#0111_1111B

LDM

TDR2,#3FH

LDM

TDR3,#2AH

LDM

TM2,#0100_1100B

SET1

T0E

SET1

T2E

EI
:
:

Example 3:

Timer0 = 8-bit timer mode, 2ms interval at 8MHz
Timer2 = 8-bit capture mode

LDM

TDR0,#250

LDM

TM0,#0111_1111B

SET1

T0E

LDM

TDR2,#40H

LDM

TDR3,#2AH

LDM

TM2,#1111_1111B

SET1

T2E

LDM

IEDS,#XX11_XXXXB

LDM

PMR4,#XXXX_X1XXB

SET1

INT2E

EI
:
:

X: don't care.

Example 4:

Timer0 = 8-bit timer mode, 2ms interval at 8MHz
Timer2 = 16-bit capture mode

LDM

TDR0,#249

LDM

TM0,#0111_1111B

SET1

T0E

LDM

TDR2,#40H

LDM

TDR3,#2AH

LDM

TM2,#1100_1111B

SET1

T2E

LDM

IEDS,#XX11_XXXXB

LDM

PMR4,#XXXX_X1XXB

SET1

INT2E

EI
:
:

X: don't care.

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

12. ANALOG DIGITAL CONVERTER

The analog-to-digital converter (A/D) allows conversion
of an analog input signal to a corresponding 8-bit digital
value. The A/D module has eight analog inputs, which are
multiplexed into one sample and hold. The output of the
sample and hold is the input into the converter, which gen-
erates the result via successive approximation. The analog
supply voltage is connected to AV

of ladder resistance

of A/D module.

The A/D module has two registers which are the control
register ADCM and A/D result register ADR. The register
ADCM, shown in Figure 12-2, controls the operation of
the A/D converter module. The port pins can be configured
as analog inputs or digital I/O. To use analog inputs, I/O is
selected input mode by R3DD or R6DD direction register.

How to Use A/D Converter

The processing of conversion is start when the start bit
ADST is set to "1". After one cycle, it is cleared by hard-
ware. The register ADR contains the results of the A/D
conversion. When the conversion is completed, the result
is loaded into the ADR, the A/D conversion status bit
ADSF is set to "1", and the A/D interrupt flag AIF is set.
The block diagram of the A/D module is shown in Figure
12-1. The A/D status bit ADSF is set automatically when
A/D conversion is completed, cleared when A/D conver-
sion is in process. The conversion time takes maximum 20
uS (at f

XIN

=8 MHz).

Figure 12-1 A/D Block Diagram

R30/AN0

R31/AN1

R32/AN2

R33/AN3

R64/AN4

R65/AN5

R66/AN6

R67/AN7

S/H

Sample & Hold

"0"

"1"

ADEN

8-bit

DDER RESIS

ADIF

A/D
INTERRUPT

SUCCESSIVE

APPROXIMATION

CIRCUIT

ADR

A/D result register

ADDRESS: E9

RESET VALUE: Undefined

000

001

010

011

100

101

110

111

ADS[2:0]

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

Figure 12-2 A/D Converter Control Register

BTCL

ADST

A/D status bit

Analog input channel select

INITIAL VALUE: --00 0001

ADDRESS: 0E8

ADCM

ADSF

A/D converter Enable bit

0: A/D converter module turn off and

current is not flow.

1: Enable A/D converter

R/W

000: Channel 0 (AN0)
001: Channel 1 (AN1)
010: Channel 2 (AN2)
011: Channel 3 (AN3)
100: Channel 4 (AN4)
101: Channel 5 (AN5)
110: Channel 6 (AN6)
111: Channel 7 (AN7)

0: A/D conversion is in progress
1: A/D conversion is completed

A/D start bit
Setting this bit starts an A/D conversion.
After one cycle, bit is cleared to "0" by hardware.

ADS1 ADS0

ADEN ADS2

INITIAL VALUE: Undefined

ADDRESS: 0E9

ADR

A/D Conversion Data

BTCL

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

13. BUZZER FUNCTION

The buzzer driver block consists of 6-bit binary counter,
buzzer register, and clock source selector. It generates
square-wave which has very wide range frequency (500Hz
~ 250kHz at f

XIN

= 8MHz) by user software.

A 50% duty pulse can be output to R55/BUZ pin to use for
piezo-electric buzzer drive

. Pin R55 is assigned for output port

of Buzzer driver by setting the bit 5 of PMR5 (address D1

) to

"1".

At this time, the pin R55 must be defined as output

mode (the bit 5 of R5DD=1).

Example: 2.4kHz output at 8MHz.

LDM

R5DD,#XX1X_XXXXB

LDM

BUR,#9AH

LDM

PMR5,#XX1X_XXXXB

X means don't care

The bit 0 to 5 of BUR determines output frequency for
buzzer driving.

Equation of frequency calculation is shown below.

BUZ

: Buzzer frequency

XIN

: Oscillator frequency

Divide Ratio: Prescaler divide ratio by BUCK[1:0]

BUR: Lower 6-bit value of BUR. Buzzer period value.

The frequency of output signal is controlled by the buzzer
control register BUR.The bit 0 to bit 5 of BUR determine
output frequency for buzzer driving.

Figure 13-1 Block Diagram of Buzzer Driver

Figure 13-2 PMR5 and Buzzer Register

B UZ

XIN

DivideRatio

B UR

-------------------------------------------------------------

r
escal

128

BUR

R55/BUZ PIN

PMR5

Internal bus line

R55 port data

XIN PIN

6-bit binary

[0EC

]

[0D1

]

F/F

Comparator

Compare data

6-BIT COUNTER

MUX

Port selection

BUR[5:0]

BUR

ADDRESS: 0EC

RESET VALUE: Undefined

Source clock select

00:

01:

10:

11:

128

Buzzer Period Data

R55/BUZ Selection

PMR5

ADDRESS: 0D1

RESET VALUE: --00 ----

0: R55 port (Turn off buzzer)
1: BUZ port (Turn on buzzer)

R54/WDTO Selection
0: R54
1: WDTO (Output)

BUCK1 BUCK0

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

Note: BUR is undefined after reset, so it must be initialized
to between 1

and 3F

by software.

Note that BUR is a write-only register.

The 6-bit counter is cleared and starts the counting by writ-
ing signal at BUR register. It is incremental from 00

until

it matches 6-bit BUR value.

When main-frequency is 8MHz, buzzer frequency is
shown as below table.

[kHz]

BUR

[5:0]

BUR[7:6]

BUR

[5:0]

BUR[7:6]

00
01
02
03
04
05
06
07

250.000
125.000

83.333
62.500
50.000
41.667
35.714

125.000

62.500
41.667
31.250
25.000
20.833
17.857

62.500
31.250
20.833
15.625
12.500
10.417

8.929

31.250
15.625
10.417

7.813
6.250
5.208
4.464

20
21
22
23
24
25
26
27

7.813
7.576
7.353
7.143
6.944
6.757
6.579
6.410

3.906
3.788
3.676
3.571
3.472
3.378
3.289
3.205

1.953
1.894
1.838
1.786
1.736
1.689
1.645
1.603

0.977
0.947
0.919
0.893
0.868
0.845
0.822
0.801

08
09

0A
0B
0C
0D
0E

31.250
27.778
25.000
22.727
20.833
19.231
17.857
16.667

15.625
13.889
12.500
11.364
10.417

9.615
8.929
8.333

7.813
6.944
6.250
5.682
5.208
4.808
4.464
4.167

3.906
3.472
3.125
2.841
2.604
2.404
2.232
2.083

28
29

2A
2B

2C
2D

6.250
6.098
5.952
5.814
5.682
5.556
5.435
5.319

3.125
3.049
2.976
2.907
2.841
2.778
2.717
2.660

1.563
1.524
1.488
1.453
1.420
1.389
1.359
1.330

0.781
0.762
0.744
0.727
0.710
0.694
0.679
0.665

10
11
12
13
14
15
16
17

15.625
14.706
13.889
13.158
12.500
11.905
11.364
10.870

7.813
7.353
6.944
6.579
6.250
5.952
5.682
5.435

3.906
3.676
3.472
3.289
3.125
2.976
2.841
2.717

1.953
1.838
1.736
1.645
1.563
1.488
1.420
1.359

30
31
32
33
34
35
36
37

5.208
5.102
5.000
4.902
4.808
4.717
4.630
4.545

2.604
2.551
2.500
2.451
2.404
2.358
2.315
2.273

1.302
1.276
1.250
1.225
1.202
1.179
1.157
1.136

0.651
0.638
0.625
0.613
0.601
0.590
0.579
0.568

18
19

1A
1B
1C
1D
1E

10.417
10.000

9.615
9.259
8.929
8.621
8.333
8.065

5.208
5.000
4.808
4.630
4.464
4.310
4.167
4.032

2.604
2.500
2.404
2.315
2.232
2.155
2.083
2.016

1.302
1.250
1.202
1.157
1.116
1.078
1.042
1.008

38
39

3A
3B

3C
3D

4.464
4.386
4.310
4.237
4.167
4.098
4.032
3.968

2.232
2.193
2.155
2.119
2.083
2.049
2.016
1.984

1.116
1.096
1.078
1.059
1.042
1.025
1.008
0.992

0.558
0.548
0.539
0.530
0.521
0.512
0.504
0.496

Table 13-1 Buzzer Frequency

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

14. INTERRUPTS

The GMS825xx interrupt circuits consist of Interrupt en-
able register (IENH, IENL), Interrupt request flags of
IRQH, IRQL, Priority circuit, and Master enable flag ("I"
flag of PSW). Thirteen interrupt sources are provided. The
configuration of interrupt circuit is shown in Figure 14-2.

The External Interrupts INT0 ~ INT3 each can be transi-
tion-activated (1-to-0 or 0-to-1 transition) by selection
IEDS.
The flags that actually generate these interrupts are bit
INT0F, INT1F, INT2F and INT3F in register IRQH. When
an external interrupt is generated, the flag that generated it
is cleared by the hardware when the service routine is vec-
tored to only if the interrupt was transition-activated.

The Timer 0 ~ Timer 3 Interrupts are generated by TxIF
which is set by a match in their respective timer/counter
register. The Basic Interval Timer Interrupt is generated by
BITIF which is set by an overflow in the timer register.

The AD converter Interrupt is generated by ADIF which is
set by finishing the analog to digital conversion.
The Watchdog timer Interrupt is generated by WDTIF
which set by a match in Watchdog timer register.
The Basic Interval Timer Interrupt is generated by BITIF
which are set by a overflow in the timer counter register.

The interrupts are controlled by the interrupt master enable
flag I-flag (bit 2 of PSW on page 16), the interrupt enable

register (IENH, IENL), and the interrupt request flags (in
IRQH and IRQL) except Power-on reset and software
BRK interrupt. Below table shows the Interrupt priority.

Vector addresses are shown in Figure 8-6 on page 18. In-
terrupt enable registers are shown in Figure 14-3. These
registers are composed of interrupt enable flags of each in-
terrupt source and these flags determines whether an inter-
rupt will be accepted or not. When enable flag is "0", a
corresponding interrupt source is prohibited. Note that
PSW contains also a master enable bit, I-flag, which dis-
ables all interrupts at once.

Figure 14-1 Interrupt Request Flag

Reset/Interrupt

Symbol

Priority

Hardware Reset
External Interrupt 0
External Interrupt 1
External Interrupt 2
External Interrupt 3
Timer/Counter 0
Timer/Counter 1
Timer/Counter 2
Timer/Counter 3
ADC Interrupt
Basic Interval Timer
Watchdog Timer

RESET

INT0
INT1
INT2
INT3

Timer 0
Timer 1
Timer 2
Timer 3

ADC

BIT

WDT

1
2
3
4
5
6
7
8
9

10
11
12

INT3IF

R/W

INT0IF

Timer/Counter 3 interrupt request flag

INITIAL VALUE: 0000 0000

ADDRESS: 0F7

IRQH

INT1IF

MSB

LSB

T2IF

T3IF

T0IF

T1IF

INT2IF

R/W

Timer/Counter 2 interrupt request flag

Timer/Counter 1 interrupt request flag

External interrupt 3 request flag

R/W

ADIF

INITIAL VALUE: 000- ----

ADDRESS: 0F5

IRQL

WDTIF

MSB

LSB

BITIF

Timer/Counter 0 interrupt request flag

R/W

Basic Interval Timer interrupt request flag

Watchdog timer interrupt request flag

A/D Converter interrupt request flag

External interrupt 3 request flag

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

Figure 14-2 Block Diagram of Interrupt

Figure 14-3 Interrupt Enable Flag

Timer 0

INT2

INT1

INT0

INT0IF

IENH

Interrupt Enable

IRQH

IRQL

Interrupt

Vector

Address

Generator

Internal bus line

Release STOP

To CPU

Interrupt Master
Enable Flag

I-flag

IENL

r
i
o

t
y

Control

I-flag is in PSW, it is cleared by "DI", set by
"EI" instruction. When it goes interrupt service,
I-flag is cleared by hardware, thus any other
interrupt are inhibited. When interrupt service is
completed by "RETI" instruction, I-flag is set to
"1" by hardware.

[0F6

]

[0F4

]

[0F7

]

[0F5

]

INT1IF

INT2IF

INT3IF

T0IF

T3IF

T2IF

INT3

Timer 1

Timer 3

Timer 2

T1IF

A/D Converter

ADIF

BITIF

Watchdog Timer

BIT

WDTIF

INT3E

R/W

INT0E

Timer/Counter 3 interrupt enable flag

INITIAL VALUE: 0000 0000

ADDRESS: 0F6

IENH

INT1E

MSB

LSB

T2E

T3E

T0E

T1E

INT2E

R/W

Timer/Counter 2 interrupt enable flag

Timer/Counter 1 interrupt enable flag

External interrupt 3 enable flag

R/W

ADE

INITIAL VALUE: 000- ----

ADDRESS: 0F4

IENL

WDTE

MSB

LSB

BITE

Timer/Counter 0 interrupt enable flag

R/W

Basic Interval Timer interrupt enable flag

Watchdog timer interrupt enable flag

A/D Converter interrupt enable flag

External interrupt 2 enable flag

External interrupt 1 enable flag

External interrupt 0 enable flag

0: Disable
1: Enable

VALUE

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

14.1 Interrupt Sequence

An interrupt request is held until the interrupt is accepted
or the interrupt latch is cleared to "0" by a reset or an in-
struction. Interrupt acceptance sequence requires 8

XIN

s at f

MAIN

=4.19MHz) after the completion of the current

instruction execution. The interrupt service task is termi-
nated upon execution of an interrupt return instruction
[RETI].

Interrupt acceptance

1. The interrupt master enable flag (I-flag) is cleared to

"0" to temporarily disable the acceptance of any follow-
ing maskable interrupts. When a non-maskable inter-
rupt is accepted, the acceptance of any following
interrupts is temporarily disabled.

2. Interrupt request flag for the interrupt source accepted is

cleared to "0".

3. The contents of the program counter (return address)

and the program status word are saved (pushed) onto the
stack area. The stack pointer decreases 3 times.

4. The entry address of the interrupt service program is

read from the vector table address and the entry address
is loaded to the program counter.

5. The instruction stored at the entry address of the inter-

rupt service program is executed.

Figure 14-4 Timing chart of Interrupt Acceptance and Interrupt Return Instruction

A interrupt request is not accepted until the I-flag is set to
"1" even if a requested interrupt has higher priority than
that of the current interrupt being serviced.

When nested interrupt service is required, the I-flag should
be set to "1" by "EI" instruction in the interrupt service
program. In this case, acceptable interrupt sources are se-
lectively enabled by the individual interrupt enable flags.

Saving/Restoring General-purpose Register

During interrupt acceptance processing, the program
counter and the program status word are automatically
saved on the stack, but accumulator and other registers are
not saved itself. These registers are saved by the software
if necessary. Also, when multiple interrupt services are
nested, it is necessary to avoid using the same data memory

V.L.

System clock

Address Bus

SP-1

SP-2

V.H.

New PC

V.L.

Data Bus

Not used

PCH

PCL

PSW

ADL

OP code

ADH

Instruction Fetch

Internal Read

Internal Write

Interrupt Processing Step

Interrupt Service Task

V.L. and V.H. are vector addresses.
ADL and ADH are start addresses of interrupt service routine as vector contents.

Basic Interval Timer

012

0E3

0FFE6

0FFE7

0E312

0E313

Entry Address

Correspondence between vector table address for BIT interrupt
and the entry address of the interrupt service program.

Vector Table Address

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

area for saving registers.

The following method is used to save/restore the general-
purpose registers.

Example: Register save using push and pop instructions

General-purpose register save/restore using push and pop
instructions;

14.2 BRK Interrupt

Software interrupt can be invoked by BRK instruction,
which has the lowest priority order.

Interrupt vector address of BRK is shared with the vector
of TCALL 0 (Refer to Program Memory Section). When
BRK interrupt is generated, B-flag of PSW is set to distin-
guish BRK from TCALL 0.

Each processing step is determined by B-flag as shown in
Figure 14-5.

Figure 14-5 Execution of BRK/TCALL0

INTxx:

PUSH

;SAVE ACC.
;SAVE X REG.
;SAVE Y REG.

interrupt processing

POP

RETI

;RESTORE Y REG.
;RESTORE X REG.
;RESTORE ACC.
;RETURN

main task

interrupt
service task

saving
registers

restoring
registers

acceptance of

interrupt

interrupt return

B-FLAG

BRK

INTERRUPT

ROUTINE

RETI

TCALL0

ROUTINE

RET

BRK or

TCALL0

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

14.3 Multi Interrupt

If two requests of different priority levels are received si-
multaneously, the request of higher priority level is ser-
viced. If requests of the interrupt are received at the same
time simultaneously, an internal polling sequence deter-
mines by hardware which request is serviced.

Figure 14-6 Execution of Multi Interrupt

However, multiple processing through software for special
features is possible. Generally when an interrupt is accept-
ed, the I-flag is cleared to disable any further interrupt. But
as user sets I-flag in interrupt routine, some further inter-
rupt can be serviced even if certain interrupt is in progress.

Example: During Timer1 interrupt is in progress, INT0 in-
terrupt serviced without any suspend.

TIMER1:

PUSH

LDM

IENH,#80H

;

Enable INT0 only

LDM

IENL,#0

;

Disable other

;

Enable Interrupt

:
:
:

:
:
:
LDM

IENH,#0FFH

;

Enable all interrupts

LDM

IENL,#0F0H

POP

RETI

14.4 External Interrupt

The external interrupt on INT0, INT1, INT2 and INT3 pins
are edge triggered depending on the edge selection register
IEDS (address 0F8

) as shown in Figure 14-7.

The edge detection of external interrupt has three transition

enable INT0

TIMER 1
service

INT0
service

Main Program
service

Occur
TIMER1 interrupt

Occur
INT0

disable other

enable INT0
enable other

In this example, the INT0 interrupt can be serviced without any
pending, even TIMER1 is in progress.
Because of re-setting the interrupt enable registers IENH,IENL
and master enable "EI" in the TIMER1 routine.

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

activated mode: rising edge, falling edge, and both edge.

Figure 14-7 External Interrupt Block Diagram

INT0 ~ INT3 are multiplexed with general I/O ports
(R40~R43). To use as an external interrupt pin, the bit of
R4 port mode register PMR4 should be set to "1" corre-

spondingly.

Example: To use as an INT0 and INT2

:
:

;

**** Set port as an input port R40,R42

LDM

R4DD,#1111_1010B

;

**** Set port as an external interrupt port

LDM

PMR4,#05H

;

**** Set Falling-edge Detection

LDM

IEDS,#0001_0001B

:
:
:

Response Time

The INT0 ~ INT3 edge are latched into INT1IF ~ INT3IF
at every machine cycle. The values are not actually polled
by the circuitry until the next machine cycle. If a request is
active and conditions are right for it to be acknowledged, a
hardware subroutine call to the requested service routine
will be the next instruction to be executed. The DIV itself
takes twelve cycles. Thus, a minimum of twelve complete
machine cycles elapse between activation of an external
interrupt request and the beginning of execution of the first
instruction of the service routine.

Figure 14-8shows interrupt response timings.

Figure 14-8 Interrupt Response Timing Diagram

INT0IF

INT0 pin

INT0 INTERRUPT

INT1IF

INT1 pin

INT1 INTERRUPT

INT2IF

INT2 pin

INT2 INTERRUPT

IEDS

[0F8H]

INT3IF

INT3 pin

INT3 INTERRUPT

Edge selection
Register

Interrupt
goes
active

Interrupt
latched

Interrupt
processing

Interrupt
routine

8 f

XIN

max. 12 f

XIN

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

15. WATCHDOG TIMER

The watchdog timer rapidly detects the CPU malfunction
such as endless looping caused by noise or the like, and re-
sumes the CPU to the normal state.
The watchdog timer signal for detecting malfunction can
be selected either a reset CPU or a interrupt request.

When the watchdog timer is not being used for malfunc-
tion detection, it can be used as a timer to generate an in-
terrupt at fixed intervals.

Figure 15-1 Block Diagram of Watchdog Timer

Watchdog Timer Control

Figure 15-2 shows the watchdog timer control register.
The watchdog timer is automatically disabled after reset.

The CPU malfunction is detected during setting of the de-
tection time, selecting of output, and clearing of the binary
counter. Clearing the binary counter is repeated within the
detection time.

If the malfunction occurs for any cause, the watchdog tim-

er output will become active at the rising overflow from
the binary counters unless the binary counter is cleared. At
this time, when WDTON=1, a reset is generated, which
drives the RESET pin to low to reset the internal hardware.
When WDTON=0, a watchdog timer interrupt (WDTIF) is
generated.

The watchdog timer temporarily stops counting in the
STOP mode, and when the STOP mode is released, it au-
tomatically restarts (continues counting).

Figure 15-2 WDTR: Watchdog Timer Data Register

to reset CPU

BASIC INTERVAL TIMER

Count source

enable

Watchdog

6-bit compare data

comparator

Watchdog Timer interrupt

clear

WDTIF

Counter (8-bit)

WDTCL

"0"

"1"

WDTON in CKCTLR [0D3

]

OVERFLOW

Watchdog Timer
Register

WDTR

Internal bus line

[0E0

]

W D TC L

Clear count flag
0: Free-run count

INITIAL VALUE: -011_1111

ADDRESS: 0E0

WDTR

1: When the WDTCL is set to "1", binary counter

is cleared to "0". And the WDTCL becomes "0" automatically
after one machine cycle. Counter count up again.

6-bit compare data

NOTE:
The WDTON bit is in register CKCTLR.

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

Example: Sets the watchdog timer detection time to 0.5 sec at 4.19MHz

Enable and Disable Watchdog

Watchdog timer is enabled by setting WDTON (bit 5 in
CKCTLR) to "1". WDTON is initialized to "0" during re-
set and it should be set to "1" to operate after reset is re-
leased.

Example: Enables watchdog timer for Reset

:
LDM

CKCTLR,#xx1x_xxxxB;

WDTON

:
:

The watchdog timer is disabled by clearing bit 5 (WD-
TON) of CKCTLR. The watchdog timer is halted in STOP
mode and restarts automatically after STOP mode is re-
leased.

Watchdog Timer Interrupt

The watchdog timer can be also used as a simple 6-bit tim-
er by clearing bit5 of CKCTLR to "0". The interval of
watchdog timer interrupt is decided by Basic Interval Tim-
er. Interval equation is shown as below.

The stack pointer (SP) should be initialized before using
the watchdog timer output as an interrupt source.

Example: 6-bit timer interrupt set up.

LDM

CKCTLR,#xx0xxxxxB;

WDTON

LDM

WDTR,#7FH

;

WDTCL

Figure 15-3 Watchdog timer Timing

If the watchdog timer output becomes active, a reset is gen-
erated, which drives the RESET pin low to reset the inter-
nal hardware.

The main clock oscillator also turns on when a watchdog
timer reset is generated in sub clock mode.

LDM

CKCTLR,#3FH

;

Select 1/2048 clock source

WDTON

1, Clear Counter

LDM

WDTR,#04FH

LDM

WDTR,#04FH

;

Clear counter

:
:
:
:
LDM

WDTR,#04FH

;

Clear counter

:
:
:
:
LDM

WDTR,#04FH

;

Clear counter

Within WDT
detection time

WDTR

Interval of BIT

Source clock

Binary-counter

WDTR

WDTIF interrupt

WDTR

"0100_0011

Match
Detect

Counter
Clear

BIT overflow

WDT reset

reset

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

16. POWER DOWN OPERATION

GMS825xx has a power-down mode. In power-down
mode, power consumption is reduced considerably that in
battery operation. Battery life can be extended a lot.

STOP Mode is entered by STOP instruction.

16.1 STOP Mode

For applications where power consumption is a critical
factor, device provides reduced power of STOP.

Start The Stop Operation

An instruction that STOP causes to be the last instruction
is executed before going into the STOP mode. In the Stop
mode, the on-chip main-frequency oscillator is stopped.
With the clock frozen, all functions are stopped, but the on-
chip RAM and Control registers are held. The port pins
output the values held by their respective port data register,
the port direction registers. The status of peripherals during
Stop mode is shown below.

Note: Since the X

pin is connected internally to GND to

avoid current leakage due to the crystal oscillator in STOP
mode, do not use STOP instruction when an external clock
is used as the main system clock.

In the Stop mode of operation, V

can be reduced to min-

imize power consumption. Be careful, however, that V

is not reduced before the Stop mode is invoked, and that
V

is restored to its normal operating level before the

Stop mode is terminated.

The reset should not be activated before V

is restored to

its normal operating level, and must be held active long
enough to allow the oscillator to restart and stabilize.
And after STOP instruction, at least two or more NOP in-
struction should be written as shown in example below.

Example:

LDM

CKCTLR,#0000_1110B

STOP
NOP
NOP
:

The Interval Timer Register CKCTLR should be initial-
ized (0F

or 0E

) by software in order that oscillation sta-

bilization time should be longer than 20ms before STOP
mode.

Figure 16-1 STOP Mode Release Timing by External Interrupt

Peripheral

STOP Mode

CPU

All CPU operations are disabled

RAM

Retain

Low

OUT

High

Oscillation

Stop

I/O ports

Retain

Control Registers

Retain

Release method

by RESET, by External interrupt

Before executing Stop instruction, Basic Interval Timer must be set

Oscillator

pin)

BIT Counter

n+1

n+2

n+3

Normal Operation

Stop Operation

Normal Operation

20ms

External Interrupt

Internal Clock

Clear

STOP Instruction
Executed

properly by software to get stabilization time which is longer than 20ms.

by software

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

Release the STOP mode

The exit from STOP mode is using hardware reset or exter-
nal interrupt.

To release STOP mode, corresponding interrupt should be
enabled before STOP mode.
Reset redefines all the control registers but does not change

the on-chip RAM. External interrupts allow both on-chip
RAM and Control registers to retain their values.

Start-up is performed to acquire the time for stabilizing os-
cillation. During the start-up, the internal operations are all
stopped.

16.2 Minimizing Current Consumption

The Stop mode is designed to reduce power consumption.
To minimize current drawn during Stop mode, the user
should turn-off output drivers that are sourcing or sinking
current, if it is practical.

Note: In the STOP operation, the power dissipation asso-
ciated with the oscillator and the internal hardware is low-
ered; however, the power dissipation associated with the
pin interface (depending on the external circuitry and pro-
gram) is not directly determined by the hardware operation
of the STOP feature. This point should be little current flows
when the input level is stable at the power voltage level
(V

); however, when the input level becomes higher

than the power voltage level (by approximately 0.3V), a cur-
rent begins to flow. Therefore, if cutting off the output tran-
sistor at an I/O port puts the pin signal into the high-
impedance state, a current flow across the ports input tran-
sistor, requiring it to fix the level by pull-up or other means.

It should be set properly in order that current flow through
port doesn't exist.

First conseider the setting to input mode. Be sure that there
is no current flow after considering its relationship with
external circuit. In input mode, the pin impedance viewing
from external MCU is very high that the current doesn't
flow.

But input voltage level should be V

or V

. Be careful

that if unspecified voltage, i.e. if unfirmed voltage level
(not V

or V

) is applied to input pin, there can be little

current (max. 1mA at around 2V) flow.

If it is not appropriate to set as an input mode, then set to
output mode considering there is no current flow. Setting
to High or Low is decided considering its relationship with
external circuit. For example, if there is external pull-up re-
sistor then it is set to output mode, i.e. to High, and if there

Event

MCU Status before event

Chip function after event

Oscillator Circuit

RESET

Don't care

Vector

STOP instruction

Normal operation

N +1

off

External Interrupt

Normal operation

Vector

External Interrupt Wake up

STOP, I flag = 1
STOP, I flag = 0

Vector

N + 1

on
on

Table 16-1 Wake-up and Reset Function Table

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

is external pull-down register, it is set to low.

Figure 16-2 Application Example of Unused Input Port

Figure 16-3 Application Example of Unused Output Port

INPUT PIN

GND

Weak pull-up current flows

internal
pull-up

INPUT PIN

Very weak current flows

OPEN

i=0

GND

When port is configure as an input, input level should
be closed to 0V or 5V to avoid power consumption.

OUTPUT PIN

GND

In the left case, much current flows from port to GND.

OFF

OUTPUT PIN

GND

In the left case, Tr. base current flows from port to GND.

i=0

OFF

OPEN

GND

OFF

To avoid power consumption, there should be low output

OFF

to the port.

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

17. OSCILLATOR CIRCUIT

The GMS825xx has two oscillation circuits internally. X

and X

OUT

are input and output for frequency, respectively,

inverting amplifier which can be configured for being used
as an on-chip oscillator, as shown in Figure 17-1.

Figure 17-1 Oscillation Circuit

Oscillation circuit is designed to be used either with a ce-
ramic resonator or crystal oscillator. Since each crystal and
ceramic resonator have their own characteristics, the user
should consult the crystal manufacturer for appropriate
values of external components.

In addition, see Figure 17-2 for the layout of the crystal.

Note: Minimize the wiring length. Do not allow the wiring to
intersect with other signal conductors. Do not allow the wir-
ing to come near changing high current. Set the potential of
the grounding position of the oscillator capacitor to that of
V

. Do not ground it to any ground pattern where high cur-

rent is present. Do not fetch signals from the oscillator.

Figure 17-2 Layout of Oscillator PCB circuit

OUT

Recommend

C1,C2 = 30pF±10pF

OUT

External Clock

Open

External Oscillator

Crystal or Ceramic Oscillator

8MHz

Crystal Oscillator

OUT

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

18. RESET

The GMS825xx have two types of reset generation proce-
dures; one is an external reset input, the other is a watch-

dog timer reset. Table 18-1 shows on-chip hardware ini-
tialization by reset action.

Table 18-1 Initializing Internal Status by Reset Action

18.1 External Reset Input

The reset input is the RESET pin, which is the input to a
Schmitt Trigger. A reset in accomplished by holding the
RESET pin low for at least 8 oscillator periods, within the
operating voltage range and oscillation stable, it is applied,
and the internal state is initialized. After reset, 64ms (at 4
MHz) add with 7 oscillator periods are required to start ex-
ecution as shown in Figure 18-2.

Internal RAM is not affected by reset. When V

is turned

on, the RAM content is indeterminate. Therefore, this
RAM should be initialized before read or tested it.

When the RESET pin input goes to high, the reset opera-
tion is released and the program execution starts at the vec-
tor address stored at addresses FFFE

- FFFF

A connection for simple power-on-reset is shown in Figure
18-1.

Figure 18-1 Simple Power-on-Reset Circuit

Figure 18-2 Timing Diagram after RESET

18.2 Watchdog Timer Reset

Refer to "15. WATCHDOG TIMER" on page 54.

On-chip Hardware

Initial Value

On-chip Hardware

Initial Value

Program counter

(PC)

(FFFF

) - (FFFE

)

Watchdog timer

Disable

G-flag

(G)

Control registers

Refer to Table 8-1 on page 22

Peripheral clock

Off

Power fail detector

Disable

7036P

10uF

10k

to the RESET pin

MAIN PROGRAM

Oscillator

pin)

FFFE FFFF

Stabilization Time

= 62.5mS at 4.19MHz

RESET

ADDRESS

DATA

Start

ADL

ADH

BUS

RESET Process Step

x 256

MAIN

1024

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

19. POWER FAIL PROCESSOR

The GMS825xx has an on-chip power fail detection cir-
cuitry to immunize against power noise. A configuration
register, PFDR, can enable or disable the power fail detect
circuitry. Whenever V

falls close to or below power fail

voltage for 100ns, the power fail situation may reset or
freeze MCU according to PFR bit of PFDR. Refer to "7.4
DC Electrical Characteristics" on page 11.

In the in-circuit emulator, power fail function is not imple-
mented and user can not experiment with it. Therefore, af-
ter final development of user program, this function may
be experimented or evaluated.

Note: User can select power fail voltage level according to
PFV bit of PFDR at the OTP(GMS82524T) but must select
the power fail voltage level to define PFD option of "Mask
Order & Verification Sheet" at the mask chip(GMS825xx).
Because the power fail voltage level of mask chip
(GMS825xx) is determined according to mask option re-
gardless of PFV bit of PFDR

Note: If power fail voltage is selected to 3.0V on 3V oper-
ation, MCU is freezed at all the times

Table 19-1 Power fail processor

Figure 19-1 Power Fail Voltage Detector Register

Power FailFunction

OTP

MASK

Enable/Disable

by PFD flag

Level Selection

by PFV flag

by mask option

PFS

INITIAL VALUE: ---- 1100

ADDRESS: 0F9

PFDR

R/W

PFD

Operation Mode
0: Normal operation regardless of power fail
1: MCU will be reset by power fail detection

Disable Flag
0: Power fail detection enable
1: Power fail detection disable

Power Fail Status
0: Normal operate
1: Set to "1" if power fail is detected

PFR

PFV

Power Fail Voltage Selection Flag
0: 2.4V
1: 3.0V

R/W

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

20. OTP PROGRAMMING

The GMS82524T is OTP (One Time Programmable) mi-
crocontroller. Its internal user memory is constructed with
EPROM (Electrically Programmable Read Only Memo-
ry).

The OTP micorcontroller is generally used for chip evalu-
ation, first production, small amount production, fast mass
production, etc.

Blank OTP's internal EPROM is filled by 00

, not FF

Note: In any case, you have to use *.OTP file, not *.HEX
file. After assemble, both OTP and HEX file are generated
by automatically. The HEX file is used during porgram em-
ulation on emulator.

20.1 How to Program

To program the OTP devices, user can use HME own pro-
grammer or third party universal programmer shown as
listed below.

HME own programmer list

Manufacturer: Hyundai MicroElectronics
Programmer: Choice-Dr Writer

Choice-Sigma, Choice-Gang4

The Choice-Dr Writer is single writer and physically add-
on adapter board type, it should be used with Choice-Dr
emulator. However, the Choice-Sigma is stand alone HME
universal single programmer for any HME OTP devices,
also the Choice-Gang4 can program four OTPs at once.

Ask to HME sales part which is listed on appendix of this
manual.

Third party programmer list

Manufacturer: Hi-Lo Systems
Programmer: ALL-11, ALL-07
Website : http: //www.hilosystems.com.tw

Socket adapters are supported by third party programmer's
manufacturer. The other third party will be registered and
being under development.

Programming Procedure

1. Select device GMS82524T.

2. Load the *.OTP file to the programmer. The file is com-

posed of Motorola-S1 format.

3. Set the programming address range as below table.

4. Mount the socket adapter on the programmer.

5. Start program/verify.

20.2 Pin Function

(Program Voltage)

is the input for the program voltage for programming

the EPROM.

CE (Chip Enable)
CE is the input for programming and verifying internal
EPROM.

OE (Output Enable)
OE is the input of data output control signal for verify.

A0~A15 (Address Bus)
A0~A15 are address input pins for internal EPROM.

D0~D7 (EPROM Data Bus)
These are data bus for internal EPROM.

N.C. (No Connection)

GMS82524T

Address

Set Value

Bufferstart address

2000H

Buffer end address

7FFFH

Device start address

A000H

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

A1
A2
A3
A4
A5
A6
A7
D0
D1
D2
D3
D4
D5
D6
D7
A8
A9
A10
A11
A12
A13

42SDIP

1
2
3
4
5
6
7
8
9

10
11
12
13
14
15
16
17
18
19
20
21

42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22

524T

(Top View)

GND

N.C.

A15
A14

(Top View)

A9
A10
A11
A12
A13
A14
A15

N.C.

A6
A5
A4
A3
A2
A1
A0

17
16
15
14
13
12

34
35
36
37
38
39
40
41
42
43
44

GMS82524T

44QFP

N.C.

: No Connection

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

20.3 Programming Specification

DEVICE OPERATION MODE

= 25

C ± 5

DEVICE CHARACTERISTICS

=0V, T

= 25

C ± 5

Mode

A0~A15

O0~O7

Read Mode

5.0V

DOUT

Output Disable Mode

5.0V

Hi-Z

Programming Mode

DIN

Program Verify

DOUT

1. X = Either V

or V

2. See DC Characteristics Table for V

and V

voltage during programming.

Symbol

Item

Min

Typ

Max

Unit

Test condition

Quick Pulse Programming

11.50

11.75

12.0

Quick Pulse Programming

5.75

6.0

6.25

supply current

CE=V

supply current

Input high voltage

0.8V

Input low voltage

0.2V

Output high voltage

-0.1

= -2.5mA

Output low voltage

0.4

= 2.1mA

Input leakage current

1. V

must be applied simultaneously or before V

and removed simultaneously or after V

2. The maximum current value is with outputs O0 to O7 unloaded.

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

SWITCHING WAVEFORMS

READING WAVEFORMS

1. The input timing reference level is 1.0V for a V

and 4.0V for a V

at V

=5.0V.

2. To read the output data, transition requires on the OE form the high to the low after address setup time t

WAVEFORM

Must be steady

INPUTS

OUTPUTS

Will be steady

May change

Will be changing

from H to L

May change

Will be changing

from L to H

Do not care any

Changing state

change permitted

unknown

Does not apply

Center line is
high impedance "Off" state

Addresses Valid

Addresses

Valid Output

Output

High-Z

See note (2)

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

AC READING CHARACTERISTICS

=0V, T

= 25

C ± 5

Note: V

must be applied simultaneously or before V

and removed simultaneously or after V

AC PROGRAMMING CHARACTERISTICS

=0V, T

= 25

C ± 5

* AC CONDITION OF TEST
Input Rise and Fall Times (10% to 90%) ........................... 20ns
Input Pulse Levels ............................................................. 0.45V to 4.55V
Input Timing Reference Level............................................ 1.0V to 4.0V
Output Timing Reference Level ......................................... 1.0V to 4.0V

must be applied simultaneously or before V

and removed simultaneously or after V

Symbol

Item

Min

Typ

Max

Unit

Test condition

Address setup time

Quick Pulse Programming

200

supply current

Symbol

Item

Min

Typ

Max

Unit

Test condition*

Address setup time

OES

OE setup time

Data setup time

Address hold time

Data hold time

DFP

Output delay disable time

130

VPS

setup time

VDS

setup time

Program pulse width

100

105

Data output delay time

150

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

A. CONTROL REGISTER LIST

Address

Register Name

Symbol

R/W

Initial Value

Page

7 6 5 4 3 2 1 0

00C0

R0 port data register

R/W

Undefined

page 28

00C1

R0 port I/O direction register

R0DD

0 0 0 0 0 0 0 0

page 28

00C4

R2 port data register

R/W

Undefined

page 28

00C5

R2 port I/O direction register

R2DD

0 0 0 0 0 0 0 0

page 28

00C6

R3 port data register

R/W

Undefined

page 28

00C7

R3 port I/O direction register

R3DD

0 0 0 0 0 0 0 0

page 28

00C8

R4 port data register

R/W

Undefined

page 29

00C9

R4 port I/O direction register

R4DD

- - - 0 0 0 0 0

page 29

00CA

R5 port data register

R/W

Undefined

page 30

00CB

R5 port I/O direction register

R5DD

- - 0 0 - - - -

page 30

00CC

R6 port data register

R/W

Undefined

page 30

00CD

R6 port I/O direction register

R6DD

0 0 0 0 - - - -

page 30

00D0

R4 port mode register

PMR4

- - - 0 0 0 0 0 page 29, page 53

00D1

R5 port mode register

PMR5

- - 0 0 - - - - page 30, page 45

00D3

Basic interval timer mode register

BITR

Undefined

page 32

Clock control register

CKCTLR

- - 0 1 0 1 1 1

page 32

00E0

Watchdog Timer Register

WDTR

- 0 1 1 1 1 1 1

page 54

00E2

Timer mode register 0

TM0

R/W

0 0 0 0 0 0 0 0

page 34

00E3

Timer mode register 2

TM2

R/W

0 0 0 0 0 0 0 0

page 34

00E4

Timer 0 data register

TDR0

Undefined

page 34

Timer 0 counter register

Undefined

page 34

00E5

Timer 1 data register

TDR1

Undefined

page 34

Timer 1 counter register

Undefined

page 34

00E6

Timer 2 data register

TDR2

Undefined

page 34

Timer 2 counter register

Undefined

page 34

00E7

Timer 3 data register

TDR3

Undefined

page 34

Timer 3 counter register

Undefined

page 34

00E8

A/D converter mode register

ADCM

R/W

- - 0 0 0 0 0 1

page 44

00E9

A/D converter data register

ADR

Undefined

page 44

00EC

Buzzer driver register

BUR

Undefined

page 45

00F4

Interrupt enable register low

IENL

R/W

0 0 0 - - - - -

page 48

00F5

Interrupt request flag register low

IRQL

R/W

0 0 0 - - - - -

page 47

00F6

Interrupt enable register high

IENH

R/W

0 0 0 0 0 0 0 0

page 48

00F7

Interrupt request flag register high

IRQH

R/W

0 0 0 0 0 0 0 0

page 47

00F8

External interrupt edge selection register

IEDS

0 0 0 0 0 0 0 0

page 53

00F9

Power fail detection register

PFDR

R/W

- - - - 1 1 0 0

page 61

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

B. SOFTWARE EXAMPLE

B.1 7-segment LED display

;*****************************************************************************
; Title: GMS82516 (GMS800 Series) Demonstration Program *
; Company: HYUNDAI Micro Electronics *
; Contents: Decimal Up/Down Counter *
; Programmer: HME MCU application team *
;*****************************************************************************
;
;******** DEFINE I/O PORT & FUNCTION REGISTER ADDRESS *********
;
R0 EQU 0C0H ;port R0 register
R0DD EQU 0C1H ;port R0 data I/O direction register
;
R2 EQU 0C4H ;port R2 register
R2DD EQU 0C5H ;port R2 data I/O direction register
;
R3 EQU 0C6H ;port R3 register
R3DD EQU 0C7H ;port R3 data I/O direction register
;
R4 EQU 0C8H ;port R4 register
R4DD EQU 0C9H ;port R4 data I/O direction register
;
R5 EQU 0CAH ;port R5 register
R5DD EQU 0CBH ;port R5 data I/O direction register
;
R6 EQU 0CCH ;port R6 register
R6DD EQU 0CDH ;port R6 data I/O direction register
;
PMR4 EQU 0D0H ;port R4 mode register
EC0S EQU 4,0D0H ;event counter 0 selection
INT3S EQU 3,0D0H ;external int.3 selection
INT2S EQU 2,0D0H ;external int.2 selection
INT1S EQU 1,0D0H ;external int.1 selection

GMS82512/16/24

LED Display

GND

R00
R01
R02
R03
R04
R05
R06

a
b
c
d
e

330

4.7k

R23

R22

R20/INT0

R21/INT1

UP/DOWN S/W

CLEAR S/W

2N2222

TEST

GND

GMS82512/16/24

HYUNDAI MicroElectronics

iii

FEB. 2000 Ver 1.00

INT0S EQU 0,0D0H ;external int.0 selection
;
PMR5 EQU 0D1H ;port R5 mode register
BUZS EQU 5,0D1H ;buzzer selection
WDTS EQU 4,0D1H ;watch dog timer selection
;
CKCTLR EQU 0D3H ;clock control register
BITR EQU 0D3H ;basic interval timer register
;
WDTR EQU 0E0H ;watch dog timer register
;
TM0 EQU 0E2H ;timer0 mode register
TM2 EQU 0E3H ;timer2 mode register
;
TDR0 EQU 0E4H ;tomer0 data register
TDR1 EQU 0E5H ;tomer1 data register
TDR2 EQU 0E6H ;tomer2 data register
TDR3 EQU 0E7H ;tomer3 data register
;
ADCM EQU 0E8H ;A/D Converter mode register
ADR EQU 0E9H ;A/D con. register
;
BUR EQU 0ECH ;buzzer data register
;
IENL EQU 0F4H ;int. enable register low
AE EQU 7,0F4H ;A/D con. int. enable
WDTE EQU 6,0F4H ;W.D.T. int. enable
BITE EQU 5,0F4H ;B.I.T. int. enable
;
IRQL EQU 0F5H ;int. request flag register low
AR EQU 7,0F5H ;A/D con. int. request flag
WDTRF EQU 6,0F5H ;W.D.T. int. request flag
BITRF EQU 5,0F5H ;B.I.T. int. request flag
;
IENH EQU 0F6H ;int. enable register high
INT0E EQU 7,0F6H ;external int.0 enable
INT1E EQU 6,0F6H ;external int.1 enable
INT2E EQU 5,0F6H ;external int.2 enable
INT3E EQU 4,0F6H ;external int.3 enable
T0E EQU 3,0F6H ;timer0 int. enable
T1E EQU 2,0F6H ;timer1 int. enable
T2E EQU 1,0F6H ;timer2 int. enable
T3E EQU 0,0F6H ;timer3 int. enable
;
IRQH EQU 0F7H ;int. request flag register high
INT0R EQU 7,0F7H ;external int.0 request flag
INT1R EQU 6,0F7H ;external int.1 request flag
INT2R EQU 5,0F7H ;external int.2 request flag
INT3R EQU 4,0F7H ;external int.3 request flag
T0R EQU 3,0F7H ;timer0 int. request flag
T1R EQU 2,0F7H ;timer1 int. request flag
T2R EQU 1,0F7H ;timer2 int. request flag
T3R EQU 0,0F7H ;timer3 int. request flag
;
IEDS EQU 0F8H ;external int. edge selection
PFDR EQU 0F9H ;power fail detection register
;
;*********** MACRO DEFINITION ************
;
REG_SAVE MACRO ;Save Registers to Stacks
PUSH A
PUSH X
PUSH Y
ENDM
;
REG_RESTORE MACRO ;Restore Register from Stacks
POP Y
POP X
POP A
ENDM

;
;*********** CONSTANT DEFINITION ***********
;
SEG_PORT EQU R0 ;7-Segment Output Port
STROBE_PORT EQU R2 ;Strobe Signal Port
;
;**************************************************************************
; RAM ALLOCATION *
;**************************************************************************

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

DIGIT10 DS 1 ;DIG10 Display Data
DIGIT1 DS 1 ;Seg1 Display Data
STROBE DS 1 ;Strobe Signal Data
TMR_500mS DS 1 ;500ms Time Counter
FLAGS DS 1 ;Function Flags
UP_F EQU 0,FLAGS ;1=Down,0=Up
F_500ms EQU 1,FLAGS ;
;
;**************************************************************************
; INTERRUPT VECTOR TABLE *
;**************************************************************************
;
ORG0FFE4H
DW NOT_USED ; Serial I/O
DW NOT_USED ; Basic Interval Timer
DW NOT_USED ; Watch Dog Timer
DW NOT_USED ; A/D CON.
DW NOT_USED ; Timer-3
DW NOT_USED ; Timer-2
DW NOT_USED ; Timer-1
DW TMR0_INT ; Timer-0
DW NOT_USED ; Int.3
DW NOT_USED ; Int.2
DW INT_1 ; Int.1
DW INT_0 ; Int.0
DW NOT_USED ;
DW RESET ; Reset
;
;**************************************************************************
; MAIN PROGRAM *
;**************************************************************************
;
ORG 0C000H ;Program Start Address
;
RESET: DI ;Disable All Interrupts
LDX #0
RAM_CLR: LDA #0 ;RAM Clear(!0000H->!00BFH)
STA {X}+ ;M(X) <- A, then X <- X+1
CMPX #0C0H ;X = #0C0H ?
BNE RAM_CLR
;
LDX #0FEH ;Stack Pointer Initial
TXSP ;SP. <- #0FEH

LDM R0,#0 ;I/O Port Data Clear
LDM R2,#0

LDM R0DD,#0FFH ;7-Seg. Data Output Mode
LDM R2DD,#00FH ;7-Seg. Strobe Output Mode

LDM STROBE,#0000_1011B
LDM TDR0,#250 ;8us x 250 = 2000us
LDM TM0,#0001_1111B ;Timer0(8bit),8us,Start Count-up
LDM IRQH,#0 ;Clear All Interrupts Requeat Flags
LDM IRQL,#0
LDM IENH,#1100_1000B ;EnableT0,Int0,Int1,Interrupt
LDM IENL,#00H
LDM IEDS,#0101_0101B ;External Int. Falling edge select
LDM PMR4,#03H ;General port OR Int?
SET1 UP_F
EI ;Enable Interrupts
;
Loop: nop
IF F_500ms == 1
clr1 F_500ms
call INC_DEC
ENDIF
jmp Loop
;
;***********************************************
; Subject: Inc. or Dec. two digits *
;***********************************************
; Entry: UP_F *
; Return: UP_F=1, Increment two digits *
; UP_F=0, Decrement two digits *
;***********************************************
;
INC_DEC: BBC UP_F,DOWN ;Check Down mode or Up mode
;

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

;**************************
;* Up Count *
;**************************
;
SETC
LDA #0 ; DIGIT1 <- DIGIT1 + 1
ADC DIGIT1
IF A == #0AH
setc
lda #0
ENDIF
STA DIGIT1 ; Store result into DIGIT1
;
LDA #0 ; When Overflow is set,
ADC DIGIT10 ; DIGIT10 <- DIGIT10 + 1
IF A == #10
lda #0
ENDIF
STA DIGIT10
RET
;
;**************************
;* Down Count *
;**************************
;
DOWN: clrc
lda DIGIT1 ; DIGIT1 <- DIGIT1 - 1
sbc #0
IF A == #0FFH
lda #9
clrc
ELSE
setc
ENDIF
sta DIGIT1 ; Store result into DIGIT1
;
lda DIGIT10 ; When Overflow is set,
sbc #0 ; DIGIT10 <- DIGIT10 - 1
IF A == #0FFH
lda #9
ENDIF
STA DIGIT10
RET
;
;**************************************************************************
; TIMER0,INTERRUPT ROUTINE(2ms)& INT0,INT1 *
;**************************************************************************
;
TMR0_INT:
REG_SAVE ;Save Registers to Stacks
CALL DSPLY ;Segments Data Port Output
CALL Make_500msFalg ;250ms mesurement
REG_RESTORE ;Restore Registers from Stacks
RETI
;
;**************************************************************************
; EXTERNAL INTERRUPT 0 (UP/DOWN KEY) *
;**************************************************************************
;
INT_0: NOT1 UP_F ;INT0 Service routine
RETI ;Toggle the Up/Down mode
;
;**************************************************************************
; EXTERNAL INTERRUPT 1 (CLEAR KEY) *
;**************************************************************************
;
INT_1: LDM DIGIT1,#0 ;INT1 Service routine
LDM DIGIT10,#0
LDM TMR_500MS,#0 ;0.5Sec Restart
RETI
;
;***********************************************************************
; Subject: Seven Segment Display (DSPLY) *
;***********************************************************************
; Entry: DIGIT10 or DIGIT1 *
; Return: Output SEG_PORT (R00~R07), *
; Strobe_port (R22,R23) *
; Scratch: STROBE *
;***********************************************************************
; Description: After read internal RAM data, output data to the port *

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

;***********************************************************************
;
DSPLY: LDM STROBE_PORT,#03H ;Segment All Turn Off
NOT1 STROBE.2 ;Toggle strobe0
NOT1 STROBE.3 ;Toggle strobe1

IF STROBE.3 = 1 ;Test if R23 is high.
ldy DIGIT1
ELSE
ldy DIGIT10
ENDIF

LDA !FONT+Y
STA SEG_PORT ;Segment Data output
LDA STROBE
STA STROBE_PORT ;Current Digit Turn On
RET ;Quit
;
;***********************************************
; Subject: Set falg at every 500ms *
;***********************************************
; Entry: None *
; Return: 500ms flag (F_500ms) *
;***********************************************
;
Make_500msFalg:
INC TMR_500MS ;count up every 2ms
LDA TMR_500MS
IF A == #250 ;Compare 0.5S
ldm TMR_500MS,#0 ;clear 0.5sec. counter
set1 F_500ms ;set 0.5sec. flag
ENDIF
RET
;
;**************************************************************************
; 7-SEGMENT PATTERN DATA *
; _a_ *
; f | g |b *
; |---| *
; e |___|c *
; d .h *
;**************************************************************************

; Segment: hgfe dcba To be displayed Digit Number

FONT DB 0011_1111B ; 0
DB 0000_0110B ; 1
DB 0101_1011B ; 2
DB 0100_1111B ; 3
DB 0110_0110B ; 4
DB 0110_1101B ; 5
DB 0111_1100B ; 6
DB 0000_0111B ; 7
DB 0111_1111B ; 8
DB 0110_0111B ; 9
;
;**************************************************************************
;
NOT_USED: nop ;Discard Unexpected Interrupts
reti
;
END ;Notice Program End

GMS82512/16/24

HYUNDAI MicroElectronics

vii

FEB. 2000 Ver 1.00

C. INSTRUCTION

C.1 Terminology List

Terminology

Description

A - Register

X - Register

Y - Register

PSW

Program Status Word

Carry Flag of PSW

Overflow Flag of PSW

Negative Flag of PSW

Master Interrupt Enable Flag of PSW

Zero Flag of PSW

Half Carry Flag of PSW

Break Flag of PSW (software interrupt)

G flag of PSW(Direct Page)

Program Counter

Stack Pointer

#imm

8-Bit Immediate Data

Direct Page Offset Address

!abs

Absolute Address

[ ]

Indirect Address

{ }

{ }+

.bit

Bit Position

A.bit

Bit Position of A-Register

dp.bit

Bit Position of Direct Page Memory

M.bit

Bit Position of Memory (000

~ 0FFF

)

rel

Relative Addressing Data

upage

U - Page(0FF00

~ 0FFFF

) Offset Address

Table CALL Number (0 ~ 15)

Indicate Upper Nibble of OP code

Assignment / Transfer / Shift Left

Shift Right

Exchange

H,h

Hexadecimal

D,d

Decimal

B,b

Binary

( )

Contents of

Addition

Subtraction

Multiplication

Division

Equal

Not Equal

Logical AND

Logical OR

Exclusive OR

(overline)

Logical NOT

Bit Position

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

viii

C.2 Instruction Map

LOW

00000

00001

00010

00011

00100

00101

00110

00111

01000

01001

01010

01011

01100

01101

01110

01111

HIGH

000

SET1
dp.bit

BBS

A.bit,rel

BBS

dp.bit,rel

ADC

#imm

ADC

dp+X

ADC

!abs

ASL

TCALL

SETA1

.bit

BIT

POP

PUSH

BRK

001

CLRC

SBC

#imm

SBC

dp+X

SBC

!abs

ROL

TCALL

CLRA1

.bit

COM

POP

PUSH

BRA

rel

010

CLRG

CMP

#imm

CMP

dp+X

CMP

!abs

LSR

TCALL

NOT1

M.bit

TST

POP

PUSH

PCALL

Upage

011

#imm

dp+X

!abs

ROR

TCALL

OR1

OR1B

CMPX

POP

PSW

PUSH

PSW

RET

100

CLRV

AND

#imm

AND

dp+X

AND

!abs

INC

TCALL

AND1

AND1B

CMPY

CBNE

dp+X

TXSP

INC

101

SETC

EOR

#imm

EOR

dp+X

EOR

!abs

DEC

TCALL

EOR1

EOR1B

DBNE

XMA

dp+X

TSPX

DEC

110

SETG

LDA

#imm

LDA

dp+X

LDA
!abs

TXA

LDY

TCALL

LDC

LDCB

LDX

dp+Y

XCN

DAS

111

LDM

dp,#imm

STA

dp+X

STA
!abs

TAX

STY

TCALL

STC

M.bit

STX

dp+Y

XAS

STOP

LOW

10000

10001

10010

10011

10100

10101

10110

10111

11000

11001

11010

11011

11100

11101

11110

11111

HIGH

000

BPL

rel

CLR1

dp.bit

BBC

A.bit,rel

BBC

dp.bit,rel

ADC

{X}

ADC

!abs+Y

ADC

[dp+X]

ADC

[dp]+Y

ASL
!abs

ASL

dp+X

TCALL

JMP

!abs

BIT

!abs

ADDW

LDX

#imm

JMP

[!abs]

001

BVC

rel

SBC

{X}

SBC

!abs+Y

SBC

[dp+X]

SBC

[dp]+Y

ROL

!abs

ROL

dp+X

TCALL

CALL

!abs

TEST

!abs

SUBW

LDY

#imm

JMP

[dp]

010

BCC

rel

CMP

{X}

CMP

!abs+Y

CMP

[dp+X]

CMP

[dp]+Y

LSR
!abs

LSR

dp+X

TCALL

MUL

TCLR1

!abs

CMPW

CMPX

#imm

CALL

[dp]

011

BNE

rel

{X}

!abs+Y

[dp+X]

[dp]+Y

ROR

!abs

ROR

dp+X

TCALL

DBNE

CMPX

!abs

LDYA

CMPY

#imm

RETI

100

BMI

rel

AND

{X}

AND

!abs+Y

AND

[dp+X]

AND

[dp]+Y

INC

!abs

INC

dp+X

TCALL

DIV

CMPY

!abs

INCW

INC

TAY

101

BVS

rel

EOR

{X}

EOR

!abs+Y

EOR

[dp+X]

EOR

[dp]+Y

DEC

!abs

DEC

dp+X

TCALL

XMA

{X}

XMA

DECW

DEC

TYA

110

BCS

rel

LDA

{X}

LDA

!abs+Y

LDA

[dp+X]

LDA

[dp]+Y

LDY
!abs

LDY

dp+X

TCALL

LDA
{X}+

LDX
!abs

STYA

XAY

DAA

111

BEQ

rel

STA

{X}

STA

!abs+Y

STA

[dp+X]

STA

[dp]+Y

STY
!abs

STY

dp+X

TCALL

STA
{X}+

STX
!abs

CBNE

XYX

NOP

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

C.3 Alphabetic order table of instruction

NO.

MNENONIC

CODE

BYTE

NO.

CYCLE

OPERATION

FLAG

NVGBHIZC

ADC #imm

Add with carry.

NV - - H - ZC

ADC dp

A + (M) + C

ADC dp + X

ADC !abs

ADC !abs+Y

ADC [dp+X]

ADC [dp]+Y

ADC {X}

ADDW dp

16-bits add without carry : YA

YA + (dp+1)(dp)

NV - - H - ZC

AND #imm

Logical AND

N - - - - - Z -

AND dp

(M)

AND dp + X

AND !abs

AND !abs+Y

AND [dp+X]

AND [dp] + Y

AND {X}

AND1 M.bit

Bit AND C-flag : C

(M.bit)

- - - - - - - C

AND1B M.bit

Bit AND C-flag and NOT : C

(

M.bit

)

- - - - - - - C

ASL A

Arithmetic shift left

N - - - - - ZC

ASL dp

ASL dp + X

ASL !abs

BBC A.bit,rel

4/6

Branch if bit clear :

- - - - - - - -

BBC dp.bit,rel

5/7

if(bit) = 0, then PC

PC + rel

BBS A.bit,rel

4/6

Branch if bit clear :

- - - - - - - -

BBS dp.bit,rel

5/7

if(bit) = 1, then PC

PC + rel

BCC rel

2/4

Branch if carry bit clear :
if(C) = 0, then PC

PC + rel

MM - - - - Z -

BCS rel

2/4

Branch if carry bit set : If (C) =1, then PC

PC + rel

- - - - - - - -

BEQ rel

2/4

Branch if equal : if (Z) = 1, then PC

PC + rel

- - - - - - - -

BIT dp

Bit test A with memory :

MM - - - - Z -

BIT !abs

M, N

), V

)

BMI rel

2/4

Branch if munus : if (N) = 1, then PC

PC + rel

- - - - - - - -

BNE rel

2/4

Branch if not equal : if (Z) = 0, then PC

PC + rel

- - - - - - - -

BPL rel

2/4

Branch if not minus : if (N) = 0, then PC

PC + rel

- - - - - - - -

BRA rel

Branch always : PC

PC + rel

- - - - - - - -

BRK

Software interrupt:

- - - 1 - 0 - -

"1", M(SP)

(PC

), SP

SP - 1,

M(s)

(PC

), SP

S - 1, M(SP)

PSW,

SP - 1, PC

(0FFDE

), PC

(0FFDF

)

BVC rel

2/4

Branch if overflow bit clear :

- - - - - - - -

If (V) = 0, then PC

PC + rel

BVS rel

2/4

Branch if overflow bit set :

- - - - - - - -

If (V) = 1, then PC

PC + rel

C 7 6 5 4 3 2 1 0

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

CALL !abs

Subroutine call

- - - - - - - -

CALL [dp]

M(SP)

(PC

), SP

SP-1, M(SP)

(PC

), SP

SP-1

if !abs, PC

abs ; if [dp], PC

(dp), PC

(dp+1)

CBNE dp,rel

5/7

Compare and branch if not equal ;

- - - - - - - -

CBNE dp + X,
rel

6/8

If A

(M), then PC

PC + rel.

CLR1 dp.bit

Clear bit : (M.bit)

"0"

- - - - - - - -

CLR1A A.bit

Clear A.bit : (A.bit)

"0"

- - - - - - - -

CLRC

Clear C-flag : C

"0"

- - - - - - - 0

CLRG

Clear G-flag : G

"0"

- - 0 - - - - -

CLRV

Clear V-flag : V

"0"

- 0 - - 0 - - -

CMP #imm

Compare accumulator contents with memory contents

N - - - - - ZC

CMP dp

A - (M)

CMP dp + X

CMP !abs

CMP !abs + Y

CMP [dp + X]

CMP [dp] + Y

CMP {X}

CMPW dp

Compare YA contents with memory pair contents :

N - - - - - ZC

YA - (dp+1)(dp)

CMPX #imm

Compare X contents with memory contents

N - - - - - ZC

CMPX dp

X - (M)

CMPX !abs

CMPY #imm

Compare Y contents with memory contents

N - - - - - ZC

CMPY dp

Y - (M)

CMPY !abs

COM dp

1's complement : (dp)

(

)

N - - - - - Z -

DAA

Decimal adjust for addition

N - - - - - ZC

DAS

Decimal adjust for substraction

N - - - - - ZC

DBNE dp,rel

5/7

Decrement and branch if not equal :

- - - - - - - -

DBNE Y,rel

4/6

if (M)

0, then PC

PC + rel.

DEC A

Decrement

N - - - - - Z -

DEC dp

M - 1

DEC dp + X

DEC !abs

DEC X

DEC Y

DECW dp

Decrement memory pair : (dp+1)(dp)

{(dp+1)(dp)} - 1 N - - - - - Z -

Disable interrupts : I

"0"

- - - - - 0 - -

DIV

Divide : YA

Q:A, R:Y

NV - - H - Z -

Enable interrupts : I

"1"

- - - - - 1 - -

NO.

MNENONIC

CODE

BYTE

NO.

CYCLE

OPERATION

FLAG

NVGBHIZC

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

EOR #imm

Exclusive OR

N - - - - - Z -

EOR dp

(M)

EOR dp + X

EOR !abs

EOR !abs + Y

EOR [ dp + X]

EOR [dp] + Y

EOR {X}

EOR1 M.bit

Bit exclusive-OR C-flag : C

(M.bit)

- - - - - - - C

EOR1B M.bit

Bit exclusive-OR C-flag and NOT : C

(

M.bit

)

- - - - - - - C

INC A

Increment

N - - - - - ZC

INC dp

(M)

(M) + 1

N - - - - - Z -

INC dp + X

INC !abs

INC X

INC Y

INCW dp

Increment memory pair : (dp+1)(dp)

{(dp+1)(dp)} + 1 N - - - - - Z -

JMP !abs

Unconditional jump

- - - - - - - -

JMP [!abs]

jump address

JMP [dp]

LDA #imm

Load accumulator

N - - - - - Z -

100

LDA dp

(M)

101

LDA dp + X

102

LDA !abs

103

LDA !abs + Y

104

LDA [dp + X]

105

LDA [dp]+Y

106

LDA {X}

107

LDA {X}+

X-register auto-increment : A

(M), X

X + 1

108

LDC M.bit

Load C-flag : C

(M.bit)

- - - - - - - C

109

LDCB M.bit

Load C-flag with NOT : C

(

M.bit

)

- - - - - - - C

110

LDM dp,#imm

Load memory with immediate data : (M)

imm

- - - - - - - -

111

LDX #imm

Load X-register

N - - - - - Z -

112

LDX dp

(M)

113

LDX dp + Y

114

LDX !abs

115

LDY #imm

Load X-register

N - - - - - Z -

116

LDY dp

(M)

117

LDY dp + Y

118

LDY !abs

119

LDYA dp

Load YA : YA

(dp+1)(dp)

N - - - - - Z -

120

LSR A

Logical shift right

N - - - - - ZC

121

LSR dp

122

LSR dp + X

123

LSR !abs

124

MUL

Multiply : YA

Y x A

N - - - - - Z -

125

NOP

No operation

- - - - - - - -

126

NOT1 M.bit

Bit complement : (M.bit)

(

M.bit

)

- - - - - - - -

NO.

MNENONIC

CODE

BYTE

NO.

CYCLE

OPERATION

FLAG

NVGBHIZC

7 6 5 4 3 2 1 0

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

xii

127

OR #imm

Logical OR

N - - - - - Z -

128

OR dp

A V (M)

129

OR dp + X

130

OR !abs

131

OR !abs + Y

132

OR [dp +X}

133

OR [dp] + Y

134

OR {X}

135

OR1 M.bit

Bit OR C-flag : C

C V (M.bit)

- - - - - - - C

136

OR1B M.bit

Bit OR C-flag and NOT : C

C V (

M.bit

)

- - - - - - - C

137

PCALL

U-page call : M(SP)

(PC

), SP

SP -1,

- - - - - - - -

M(SP)

(PC

), SP

SP -1,

(upage), PC

"OFF

138

POP A

Pop from stack

- - - - - - - -

139

POP X

SP + 1, Reg.

M(SP)

140

POP Y

141

POP PSW

(restored)

142

PUSH A

Push to stack

- - - - - - - -

143

PUSH X

M(SP)

Reg. SP

SP - 1

144

PUSH Y

145

PUSH PSW

146

RET

Return from subroutine :

- - - - - - - -

SP+1, PC

M(SP), SP

SP+1, PC

M(SP)

147

RETI

Return from interrupt :

(restored)

SP+1, PSW

M(SP), SP

SP+1,PC

M(SP),

SP+1, PC

M(SP)

148

ROL A

Rotate left through carry

N - - - - - ZC

149

ROL dp

150

ROL dp + X

151

ROL !abs

152

ROR A

Rotate right through carry

N - - - - - ZC

153

ROR dp

154

ROR dp + X

155

ROR !abs

156

SBC #imm

Substract with carry

NV - - HZC

157

SBC dp

A - (M) - (

)

158

SBC dp + X

159

SBC !abs

160

SBC !abs + Y

161

SBC [dp + X]

162

SBC [dp] + Y

163

SBC {X}

164

SET1 dp.bit

Set bit : (M.bit)

"1"

- - - - - - - -

165

SETA1 A.bit

Set A.bit : (A.bit)

"1"

- - - - - - - -

166

SETC

Set C-flag : C

"1"

- - - - - - - 1

167

SETG

Set G-flag : G

"1"

- - 1 - - - - -

NO.

MNENONIC

CODE

BYTE

NO.

CYCLE

OPERATION

FLAG

NVGBHIZC

C 7 6 5 4 3 2 1 0

7 6 5 4 3 2 1 0 C

GMS82512/16/24

HYUNDAI MicroElectronics

xiii

FEB. 2000 Ver 1.00

168

STA dp

Store accumulator contents in memory

- - - - - - - -

169

STA dp + X

(M)

170

STA !abs

171

STA !abs + Y

172

STA [dp + X]

173

STA [dp] + Y

174

STA {X}

175

STA {X}+

X-register auto-increment : (M)

A, X

X + 1

176

STC M.bit

Store C-flag : (M.bit)

- - - - - - - -

177

STOP

Stop mode (halt CPU, stop oscillator)

- - - - - - - -

178

STX dp

Store X-register contents in memory

- - - - - - - -

179

STX dp + Y

(M)

180

STX !abs

181

STY dp

Store Y-register contents in memory

- - - - - - - -

182

STY dp + X

(M)

183

STY !abs

184

STYA dp

Store YA : (dp+1)(dp)

- - - - - - - -

185

SUBW dp

16-bits substract without carry : YA

YA - (dp+1)(dp) NV - - H - ZC

186

TAX

Transfer accumulator contents to X-register : X

N - - - - - Z -

187

TAY

Transfer accumulator contents to Y-register : Y

N - - - - - Z -

188

TCALL n

Table call :

- - - - - - - -

M(SP)

(PC

), SP

SP -1,

M(SP)

(PC

), SP

SP -1

(Table vector L), PC

(Table vector H)

189

TCLR1 !abs

Test and clear bits with A :

A - (M), (M)

(M)

(

)

N - - - - - Z -

190

TSET1 !abs

Test and set bits with A :

A - (M), (M)

(M) V (A)

N - - - - - Z -

191

TSPX

Transfer stack-pointer contents to X-register : X

N - - - - - Z -

192

TST dp

Test memory contents for negative or zero : (dp) -
00

N - - - - - Z -

193

TXA

Transfer X-register contents to accumulator : A

N - - - - - Z -

194

TXSP

Transfer X-register contents to stack-pointer : SP

N - - - - - Z -

195

TYA

Transfer Y-register contents to accumulator : A

N - - - - - Z -

196

XAX

Exchange X-register contents with accumulator : X

- - - - - - - -

197

XAY

Exchange Y-register contents with accumulator : Y

- - - - - - - -

198

XCN

Exchange nibbles within the accumulator:

N - - - - - Z -

~ A

199

XMA dp

Exchange memory contents with accumulator

N - - - - - Z -

200

XMA dp + X

(M)

201

XMA {X}

202

XYX

Exchange X-register contents with Y-register : X

- - - - - - - -

NO.

MNENONIC

CODE

BYTE

NO.

CYCLE

OPERATION

FLAG

NVGBHIZC

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

xiv

C.4 Instruction Table by Function

Arithmetic/Logic Operation

NO.

MNENONIC

CODE

BYTE

NO.

CYCLE

OPERATION

FLAG

NVGBHIZC

ADC #imm

Add with carry.

NV - - H - ZC

ADC dp

A + (M) + C

ADC dp + X

ADC !abs

ADC !abs+Y

ADC [dp+X]

ADC [dp]+Y

ADC {X}

AND #imm

Logical AND

N - - - - - Z -

AND dp

(M)

AND dp + X

AND !abs

AND !abs+Y

AND [dp+X]

AND [dp] + Y

AND {X}

ASL A

Arithmetic shift left

N - - - - - ZC

ASL dp

ASL dp + X

ASL !abs

CMP #imm

Compare accumulator contents with memory contents

N - - - - - ZC

CMP dp

A - (M)

CMP dp + X

CMP !abs

CMP !abs + Y

CMP [dp + X]

CMP [dp] + Y

CMP {X}

CMPX #imm

Compare X contents with memory contents

N - - - - - ZC

CMPX dp

X - (M)

CMPX !abs

CMPY #imm

Compare Y contents with memory contents

N - - - - - ZC

CMPY dp

Y - (M)

CMPY !abs

COM dp

1's complement : (dp)

(

)

N - - - - - Z -

DAA

Decimal adjust for addition

N - - - - - ZC

DAS

Decimal adjust for substraction

N - - - - - ZC

DEC A

Decrement

N - - - - - Z -

DEC dp

M - 1

DEC dp + X

DEC !abs

DEC X

DEC Y

DIV

Divide : YA

Q:A, R:Y

NV - - H - Z -

C 7 6 5 4 3 2 1 0

GMS82512/16/24

HYUNDAI MicroElectronics

FEB. 2000 Ver 1.00

EOR #imm

Exclusive OR

N - - - - - Z -

EOR dp

(M)

EOR dp + X

EOR !abs

EOR !abs + Y

EOR [ dp + X]

EOR [dp] + Y

EOR {X}

INC A

Increment

N - - - - - ZC

INC dp

(M)

(M) + 1

N - - - - - Z -

INC dp + X

INC !abs

INC X

INC Y

LSR A

Logical shift right

N - - - - - ZC

LSR dp

LSR dp + X

LSR !abs

MUL

Multiply : YA

Y x A

N - - - - - Z -

OR #imm

Logical OR

N - - - - - Z -

OR dp

A V (M)

OR dp + X

OR !abs

OR !abs + Y

OR [dp +X}

OR [dp] + Y

OR {X}

ROL A

Rotate left through carry

N - - - - - ZC

ROL dp

ROL dp + X

ROL !abs

ROR A

Rotate right through carry

N - - - - - ZC

ROR dp

ROR dp + X

ROR !abs

SBC #imm

Substract with carry

NV - - HZC

SBC dp

A - (M) - (

)

SBC dp + X

SBC !abs

SBC !abs + Y

SBC [dp + X]

SBC [dp] + Y

SBC {X}

TST dp

Test memory contents for negative or zero : (dp) -
00

N - - - - - Z -

XCN

Exchange nibbles within the accumulator:

N - - - - - Z -

~ A

NO.

MNENONIC

CODE

BYTE

NO.

CYCLE

OPERATION

FLAG

NVGBHIZC

7 6 5 4 3 2 1 0

C 7 6 5 4 3 2 1 0

7 6 5 4 3 2 1 0 C

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

xvi

Register / Memory Operation

NO.

MNENONIC

CODE

BYTE

NO.

CYCLE

OPERATION

FLAG

NVGBHIZC

LDA #imm

Load accumulator

N - - - - - Z -

LDA dp

(M)

LDA dp + X

LDA !abs

LDA !abs + Y

LDA [dp + X]

LDA [dp]+Y

LDA {X}

LDA {X}+

X-register auto-increment : A

(M), X

X + 1

LDM dp,#imm

Load memory with immediate data : (M)

imm

- - - - - - - -

LDX #imm

Load X-register

N - - - - - Z -

LDX dp

(M)

LDX dp + Y

LDX !abs

LDY #imm

Load X-register

N - - - - - Z -

LDY dp

(M)

LDY dp + Y

LDY !abs

STA dp

Store accumulator contents in memory

- - - - - - - -

STA dp + X

(M)

STA !abs

STA !abs + Y

STA [dp + X]

STA [dp] + Y

STA {X}

STA {X}+

X-register auto-increment : (M)

A, X

X + 1

STX dp

Store X-register contents in memory

- - - - - - - -

STX dp + Y

(M)

STX !abs

STY dp

Store Y-register contents in memory

- - - - - - - -

STY dp + X

(M)

STY !abs

TAX

Transfer accumulator contents to X-register : X

N - - - - - Z -

TAY

Transfer accumulator contents to Y-register : Y

N - - - - - Z -

TSPX

Transfer stack-pointer contents to X-register : X

N - - - - - Z -

TXA

Transfer X-register contents to accumulator : A

N - - - - - Z -

TXSP

Transfer X-register contents to stack-pointer : SP

N - - - - - Z -

TYA

Transfer Y-register contents to accumulator : A

N - - - - - Z -

XAX

Exchange X-register contents with accumulator : X

- - - - - - - -

XAY

Exchange Y-register contents with accumulator : Y

- - - - - - - -

XMA dp

Exchange memory contents with accumulator

N - - - - - Z -

XMA dp + X

(M)

XMA {X}

XYX

Exchange X-register contents with Y-register : X

- - - - - - - -

GMS82512/16/24

HYUNDAI MicroElectronics

xvii

FEB. 2000 Ver 1.00

16-Bit Operation

Bit Manipulation

NO.

MNENONIC

CODE

BYTE

NO.

CYCLE

OPERATION

FLAG

NVGBHIZC

ADDW dp

16-bits add without carry : YA

YA + (dp+1)(dp)

NV - - H - ZC

CMPW dp

Compare YA contents with memory pair contents :

N - - - - - ZC

YA - (dp+1)(dp)

DECW dp

Decrement memory pair : (dp+1)(dp)

{(dp+1)(dp)} - 1 N - - - - - Z -

INCW dp

Increment memory pair : (dp+1)(dp)

{(dp+1)(dp)} + 1 N - - - - - Z -

LDYA dp

Load YA : YA

(dp+1)(dp)

N - - - - - Z -

STYA dp

Store YA : (dp+1)(dp)

- - - - - - - -

SUBW dp

16-bits substract without carry : YA

YA - (dp+1)(dp) NV - - H - ZC

NO.

MNENONIC

CODE

BYTE

NO.

CYCLE

OPERATION

FLAG

NVGBHIZC

AND1 M.bit

Bit AND C-flag : C

(M.bit)

- - - - - - - C

AND1B M.bit

Bit AND C-flag and NOT : C

(

M.bit

)

- - - - - - - C

BIT dp

Bit test A with memory :

MM - - - - Z -

BIT !abs

M, N

), V

)

CLR1 dp.bit

Clear bit : (M.bit)

"0"

- - - - - - - -

CLR1A A.bit

Clear A.bit : (A.bit)

"0"

- - - - - - - -

CLRC

Clear C-flag : C

"0"

- - - - - - - 0

CLRG

Clear G-flag : G

"0"

- - 0 - - - - -

CLRV

Clear V-flag : V

"0"

- 0 - - 0 - - -

EOR1 M.bit

Bit exclusive-OR C-flag : C

(M.bit)

- - - - - - - C

EOR1B M.bit

Bit exclusive-OR C-flag and NOT : C

(

M.bit

)

- - - - - - - C

LDC M.bit

Load C-flag : C

(M.bit)

- - - - - - - C

LDCB M.bit

Load C-flag with NOT : C

(

M.bit

)

- - - - - - - C

NOT1 M.bit

Bit complement : (M.bit)

(

M.bit

)

- - - - - - - -

OR1 M.bit

Bit OR C-flag : C

C V (M.bit)

- - - - - - - C

OR1B M.bit

Bit OR C-flag and NOT : C

C V (

M.bit

)

- - - - - - - C

SET1 dp.bit

Set bit : (M.bit)

"1"

- - - - - - - -

SETA1 A.bit

Set A.bit : (A.bit)

"1"

- - - - - - - -

SETC

Set C-flag : C

"1"

- - - - - - - 1

SETG

Set G-flag : G

"1"

- - 1 - - - - -

STC M.bit

Store C-flag : (M.bit)

- - - - - - - -

TCLR1 !abs

Test and clear bits with A :

A - (M), (M)

(M)

(

)

N - - - - - Z -

TSET1 !abs

Test and set bits with A :

A - (M), (M)

(M) V (A)

N - - - - - Z -

HYUNDAI MicroElectronics

GMS82512/16/24

FEB. 2000 Ver 1.00

xviii

Branch / Jump Operation

Control Operation & etc.

NO.

MNENONIC

CODE

BYTE

NO.

CYCLE

OPERATION

FLAG

NVGBHIZC

BBC A.bit,rel

4/6

Branch if bit clear :

- - - - - - - -

BBC dp.bit,rel

5/7

if(bit) = 0, then PC

PC + rel

BBS A.bit,rel

4/6

Branch if bit clear :

- - - - - - - -

BBS dp.bit,rel

5/7

if(bit) = 1, then PC

PC + rel

BCC rel

2/4

Branch if carry bit clear :
if(C) = 0, then PC

PC + rel

MM - - - - Z -

BCS rel

2/4

Branch if carry bit set : If (C) =1, then PC

PC + rel

- - - - - - - -

BEQ rel

2/4

Branch if equal : if (Z) = 1, then PC

PC + rel

- - - - - - - -

BMI rel

2/4

Branch if munus : if (N) = 1, then PC

PC + rel

- - - - - - - -

BNE rel

2/4

Branch if not equal : if (Z) = 0, then PC

PC + rel

- - - - - - - -

BPL rel

2/4

Branch if not minus : if (N) = 0, then PC

PC + rel

- - - - - - - -

BRA rel

Branch always : PC

PC + rel

- - - - - - - -

BVC rel

2/4

Branch if overflow bit clear :

- - - - - - - -

If (V) = 0, then PC

PC + rel

BVS rel

2/4

Branch if overflow bit set :

- - - - - - - -

If (V) = 1, then PC

PC + rel

CALL !abs

Subroutine call

- - - - - - - -

CALL [dp]

M(SP)

(PC

), SP

SP-1, M(SP)

(PC

), SP

SP-1

if !abs, PC

abs ; if [dp], PC

(dp), PC

(dp+1)

CBNE dp,rel

5/7

Compare and branch if not equal ;

- - - - - - - -

CBNE dp + X,
rel

6/8

If A

(M), then PC

PC + rel.

DBNE dp,rel

5/7

Decrement and branch if not equal :

- - - - - - - -

DBNE Y,rel

4/6

if (M)

0, then PC

PC + rel.

JMP !abs

Unconditional jump

- - - - - - - -

JMP [!abs]

jump address

JMP [dp]

PCALL

U-page call : M(SP)

(PC

), SP

SP -1,

- - - - - - - -

M(SP)

(PC

), SP

SP -1,

(upage), PC

"OFF

TCALL n

Table call :

- - - - - - - -

M(SP)

(PC

), SP

SP -1,

M(SP)

(PC

), SP

SP -1

(Table vector L), PC

(Table vector H)

NO.

MNENONIC

CODE

BYTE

NO.

CYCLE

OPERATION

FLAG

NVGBHIZC

BRK

Software interrupt:

- - - 1 - 0 - -

"1", M(SP)

(PC

), SP

SP - 1,

M(s)

(PC

), SP

S - 1, M(SP)

PSW,

SP - 1, PC

(0FFDE

), PC

(0FFDF

)

Disable interrupts : I

"0"

- - - - - 0 - -

Enable interrupts : I

"1"

- - - - - 1 - -

NOP

No operation

- - - - - - - -

GMS82512/16/24

HYUNDAI MicroElectronics

xix

FEB. 2000 Ver 1.00

POP A

Pop from stack

- - - - - - - -

POP X

SP + 1, Reg.

M(SP)

POP Y

POP PSW

(restored)

PUSH A

Push to stack

- - - - - - - -

PUSH X

M(SP)

Reg. SP

SP - 1

PUSH Y

PUSH PSW

RET

Return from subroutine :

- - - - - - - -

SP+1, PC

M(SP), SP

SP+1, PC

M(SP)

RETI

Return from interrupt :

(restored)

SP+1, PSW

M(SP), SP

SP+1,PC

M(SP),

SP+1, PC

M(SP)

STOP

Stop mode (halt CPU, stop oscillator)

- - - - - - - -

NO.

MNENONIC

CODE

BYTE

NO.

CYCLE

OPERATION

FLAG

NVGBHIZC

D. MASK ORDER SHEET

MASK ORDER & VERIFICATION SHEET

GMS82512

1. Customer Information

Company Name

Application

Order Date

YYYY

Tel:

Fax:

Name &
Signature:

.O TP file data

File Name

(Please check mark

into )

Customer should write inside thick line box.

42SDIP

44MQFP

( ) .OTP

3.0V

YYWW

KOREA

GMS825XX-HH

Customer's logo

Chollian

Internet

Hitel

Package

24K

12K

16K

ROM Size (bytes)

Mask Da

Check Sum ( )

2. Device Information

D Op

tion

2.4V

Not use

20 00

(2 4K )

40 00

(1 6K )

50 00

(1 2K )

7F F F

3. Marking Specification

Customer logo is not required.

YYWW

KOREA

GMS825XX-HH

HME

Customer's part number

If the customer logo must be used in the special mark, please submit a clean original of the logo.

4. Delivery Schedule

Date

Quantity

HME Confirmation

YYYY

Customer sample

Risk order

pcs

E-mail address:

5. ROM Code Verification

YYYY

Verification date:

Please confirm out verification data.

Check sum:

Tel:

Fax:

Name &
Signature:

E-mail address:

YYYY

Approval date:

I agree with your verification data and confirm you to
make mask set.

Tel:

Fax:

Name &
Signature:

E-mail address:

Semiconductor Group of Hyundai Electronics Industries Co., Ltd.

08 or 16 or 24

S et "F F

" in blanke d area

-HH

GMS82516
GMS82524

FEB., 03. 2000

Document Outline

Ð­Ð»ÐµÐºÑ‚Ñ€Ð¾Ð½Ð½Ñ‹Ð¹ ÐºÐ¾Ð¼Ð¿Ð¾Ð½ÐµÐ½Ñ‚: GMS82512

Document Outline

ÐÐ»ÐµÐºÑ‚Ñ€Ð¾Ð½Ð½Ñ‹Ð¹ ÐºÐ¾Ð¼Ð¿Ð¾Ð½ÐµÐ½Ñ‚: GMS82512